* pci_id_table and mid_idsel?
@ 2006-08-25 8:56 Parav Pandit
2006-08-25 8:59 ` Liu Dave-r63238
0 siblings, 1 reply; 2+ messages in thread
From: Parav Pandit @ 2006-08-25 8:56 UTC (permalink / raw)
To: linuxppc-embedded
[-- Attachment #1: Type: text/plain, Size: 1002 bytes --]
Hi,
Can someone please explain me pci_irq_table and how to select the value of min_idsel , max_idsel for my 85xx boards?
I am facing issues in registering the interrupt handler.
On what basis we have to select the min_idsel and max_idsel value??
Currently common_swizzle function retuns slot number 11, if I hard-code the value of 11 in the min_idsel and max_idsel because I have only one slot, I am able to register the interrupt handler.
PCI_SLOT in common_swizzle returns 11 because device function number (devfn) has value of 88 ( I am wondering why 88 instead of from 0-7).
(( 88>> 8) && 0x1f) = 11
Since max functions we can have 8. (0-7). Why OS assign the value of 88 inside?
Configuration transaction uses only 3 bits of function number in the CONFIG_ADDRESS as per PCI local bus specification 2.2.
Regards,
Parav Pandit
---------------------------------
All-new Yahoo! Mail - Fire up a more powerful email and get things done faster.
[-- Attachment #2: Type: text/html, Size: 1328 bytes --]
^ permalink raw reply [flat|nested] 2+ messages in thread
* RE: pci_id_table and mid_idsel?
2006-08-25 8:56 pci_id_table and mid_idsel? Parav Pandit
@ 2006-08-25 8:59 ` Liu Dave-r63238
0 siblings, 0 replies; 2+ messages in thread
From: Liu Dave-r63238 @ 2006-08-25 8:59 UTC (permalink / raw)
To: Parav Pandit, linuxppc-embedded
[-- Attachment #1: Type: text/plain, Size: 1508 bytes --]
Parav,
Please self study the existing source code. It can help you.
-DAve
________________________________
From: linuxppc-embedded-bounces+daveliu=freescale.com@ozlabs.org
[mailto:linuxppc-embedded-bounces+daveliu=freescale.com@ozlabs.org] On
Behalf Of Parav Pandit
Sent: Friday, August 25, 2006 4:57 PM
To: linuxppc-embedded@ozlabs.org
Subject: pci_id_table and mid_idsel?
Hi,
Can someone please explain me pci_irq_table and how to select
the value of min_idsel , max_idsel for my 85xx boards?
I am facing issues in registering the interrupt handler.
On what basis we have to select the min_idsel and max_idsel
value??
Currently common_swizzle function retuns slot number 11, if I
hard-code the value of 11 in the min_idsel and max_idsel because I have
only one slot, I am able to register the interrupt handler.
PCI_SLOT in common_swizzle returns 11 because device function
number (devfn) has value of 88 ( I am wondering why 88 instead of from
0-7).
(( 88>> 8) && 0x1f) = 11
Since max functions we can have 8. (0-7). Why OS assign the
value of 88 inside?
Configuration transaction uses only 3 bits of function number in
the CONFIG_ADDRESS as per PCI local bus specification 2.2.
Regards,
Parav Pandit
________________________________
All-new Yahoo! Mail
<http://us.rd.yahoo.com/evt=43256/*http://advision.webevents.yahoo.com/m
ailbeta> - Fire up a more powerful email and get things done faster.
[-- Attachment #2: Type: text/html, Size: 2974 bytes --]
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2006-08-25 8:59 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2006-08-25 8:56 pci_id_table and mid_idsel? Parav Pandit
2006-08-25 8:59 ` Liu Dave-r63238
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox