public inbox for linux-kernel@vger.kernel.org
 help / color / mirror / Atom feed
From: Laurent Pinchart <laurent.pinchart@ideasonboard.com>
To: Tommaso Merciai <tommaso.merciai.xr@bp.renesas.com>
Cc: tomm.merciai@gmail.com, linux-renesas-soc@vger.kernel.org,
	linux-media@vger.kernel.org, biju.das.jz@bp.renesas.com,
	prabhakar.mahadev-lad.rj@bp.renesas.com,
	"Mauro Carvalho Chehab" <mchehab@kernel.org>,
	"Rob Herring" <robh@kernel.org>,
	"Krzysztof Kozlowski" <krzk+dt@kernel.org>,
	"Conor Dooley" <conor+dt@kernel.org>,
	"Geert Uytterhoeven" <geert+renesas@glider.be>,
	"Magnus Damm" <magnus.damm@gmail.com>,
	"Hans Verkuil" <hverkuil@xs4all.nl>,
	"Uwe Kleine-König" <u.kleine-koenig@baylibre.com>,
	devicetree@vger.kernel.org, linux-kernel@vger.kernel.org
Subject: Re: [PATCH v5 09/17] media: rzg2l-cru: csi2: Skip system clock for RZ/V2H(P) SoC
Date: Wed, 2 Apr 2025 03:44:36 +0300	[thread overview]
Message-ID: <20250402004436.GD4845@pendragon.ideasonboard.com> (raw)
In-Reply-To: <20250328173032.423322-10-tommaso.merciai.xr@bp.renesas.com>

Hi Tommaso,

Thank you for the patch.

On Fri, Mar 28, 2025 at 06:29:45PM +0100, Tommaso Merciai wrote:
> The RZ/V2H(P) SoC does not require a `system` clock for the CSI-2
> interface. To accommodate this, introduce a `has_system_clk` bool flag
> in the `rzg2l_csi2_info` structure and update the rzg2l_csi2_probe() to
> conditionally request the clock only when needed.
> 
> This patch is in preparation for adding support for RZ/V2H(P) SoC.
> 
> Signed-off-by: Tommaso Merciai <tommaso.merciai.xr@bp.renesas.com>

Reviewed-by: Laurent Pinchart <laurent.pinchart+renesas@ideasonboard.com>

> ---
> Changes since v2:
>  - Added has_system_clk bool flag to the rzg2l_csi2_info structure to handle
>    case where system clock is not required as suggested by LPinchart.
>  - Fixed commit body and msg
> 
>  .../media/platform/renesas/rzg2l-cru/rzg2l-csi2.c    | 12 ++++++++----
>  1 file changed, 8 insertions(+), 4 deletions(-)
> 
> diff --git a/drivers/media/platform/renesas/rzg2l-cru/rzg2l-csi2.c b/drivers/media/platform/renesas/rzg2l-cru/rzg2l-csi2.c
> index 4aa5d58dde5bd..e4781105eadc0 100644
> --- a/drivers/media/platform/renesas/rzg2l-cru/rzg2l-csi2.c
> +++ b/drivers/media/platform/renesas/rzg2l-cru/rzg2l-csi2.c
> @@ -127,6 +127,7 @@ struct rzg2l_csi2 {
>  struct rzg2l_csi2_info {
>  	int (*dphy_enable)(struct rzg2l_csi2 *csi2);
>  	int (*dphy_disable)(struct rzg2l_csi2 *csi2);
> +	bool has_system_clk;
>  };
>  
>  struct rzg2l_csi2_timings {
> @@ -364,6 +365,7 @@ static int rzg2l_csi2_dphy_enable(struct rzg2l_csi2 *csi2)
>  static const struct rzg2l_csi2_info rzg2l_csi2_info = {
>  	.dphy_enable = rzg2l_csi2_dphy_enable,
>  	.dphy_disable = rzg2l_csi2_dphy_disable,
> +	.has_system_clk = true,
>  };
>  
>  static int rzg2l_csi2_dphy_setting(struct v4l2_subdev *sd, bool on)
> @@ -801,10 +803,12 @@ static int rzg2l_csi2_probe(struct platform_device *pdev)
>  		return dev_err_probe(dev, PTR_ERR(csi2->presetn),
>  				     "Failed to get cpg presetn\n");
>  
> -	csi2->sysclk = devm_clk_get(dev, "system");
> -	if (IS_ERR(csi2->sysclk))
> -		return dev_err_probe(dev, PTR_ERR(csi2->sysclk),
> -				     "Failed to get system clk\n");
> +	if (csi2->info->has_system_clk) {
> +		csi2->sysclk = devm_clk_get(dev, "system");
> +		if (IS_ERR(csi2->sysclk))
> +			return dev_err_probe(dev, PTR_ERR(csi2->sysclk),
> +					     "Failed to get system clk\n");
> +	}
>  
>  	csi2->vclk = devm_clk_get(dev, "video");
>  	if (IS_ERR(csi2->vclk))

-- 
Regards,

Laurent Pinchart

  reply	other threads:[~2025-04-02  0:45 UTC|newest]

Thread overview: 34+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2025-03-28 17:29 [PATCH v5 00/17] media: rzg2l-cru: Add support for RZ/G3E (CSI2, CRU) Tommaso Merciai
2025-03-28 17:29 ` [PATCH v5 01/17] media: dt-bindings: renesas,rzg2l-csi2: Document Renesas RZ/V2H(P) SoC Tommaso Merciai
2025-03-28 17:29 ` [PATCH v5 02/17] media: dt-bindings: renesas,rzg2l-csi2: Document Renesas RZ/G3E CSI-2 block Tommaso Merciai
2025-03-28 17:29 ` [PATCH v5 03/17] media: dt-bindings: renesas,rzg2l-cru: Document Renesas RZ/G3E SoC Tommaso Merciai
2025-03-28 17:29 ` [PATCH v5 04/17] media: rzg2l-cru: csi2: Use local variable for struct device in rzg2l_csi2_probe() Tommaso Merciai
2025-03-28 17:29 ` [PATCH v5 05/17] media: rzg2l-cru: csi2: Use devm_pm_runtime_enable() Tommaso Merciai
2025-03-28 17:29 ` [PATCH v5 06/17] media: rzg2l-cru: rzg2l-core: Use local variable for struct device in rzg2l_cru_probe() Tommaso Merciai
2025-03-28 17:29 ` [PATCH v5 07/17] media: rzg2l-cru: rzg2l-core: Use devm_pm_runtime_enable() Tommaso Merciai
2025-03-28 17:29 ` [PATCH v5 08/17] media: rzg2l-cru: csi2: Introduce SoC-specific D-PHY handling Tommaso Merciai
2025-03-28 17:29 ` [PATCH v5 09/17] media: rzg2l-cru: csi2: Skip system clock for RZ/V2H(P) SoC Tommaso Merciai
2025-04-02  0:44   ` Laurent Pinchart [this message]
2025-03-28 17:29 ` [PATCH v5 10/17] media: rzg2l-cru: csi2: Add support " Tommaso Merciai
2025-03-28 17:29 ` [PATCH v5 11/17] media: rzg2l-cru: Add register mapping support Tommaso Merciai
2025-04-02  6:31   ` Biju Das
2025-04-02  7:35     ` Lad, Prabhakar
2025-04-02  8:19       ` Biju Das
2025-04-02  8:25         ` Lad, Prabhakar
2025-04-02  8:29           ` Biju Das
2025-04-02  9:26           ` Laurent Pinchart
2025-04-02  9:36             ` Lad, Prabhakar
2025-04-02  9:39             ` Biju Das
2025-04-07 16:55               ` Lad, Prabhakar
2025-04-09  1:29                 ` Laurent Pinchart
2025-04-09  7:25                   ` Biju Das
2025-04-09 10:33                     ` Tommaso Merciai
2025-04-09 11:08                     ` Laurent Pinchart
2025-03-28 17:29 ` [PATCH v5 12/17] media: rzg2l-cru: Pass resolution limits via OF data Tommaso Merciai
2025-03-28 17:29 ` [PATCH v5 13/17] media: rzg2l-cru: Add image_conv offset to " Tommaso Merciai
2025-04-02  0:47   ` Laurent Pinchart
2025-03-28 17:29 ` [PATCH v5 14/17] media: rzg2l-cru: Add IRQ handler " Tommaso Merciai
2025-03-28 17:29 ` [PATCH v5 15/17] media: rzg2l-cru: Add function pointer to check if FIFO is empty Tommaso Merciai
2025-03-28 17:29 ` [PATCH v5 16/17] media: rzg2l-cru: Add function pointer to configure CSI Tommaso Merciai
2025-03-28 17:29 ` [PATCH v5 17/17] media: rzg2l-cru: Add support for RZ/G3E SoC Tommaso Merciai
2025-04-02  1:14   ` Laurent Pinchart

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20250402004436.GD4845@pendragon.ideasonboard.com \
    --to=laurent.pinchart@ideasonboard.com \
    --cc=biju.das.jz@bp.renesas.com \
    --cc=conor+dt@kernel.org \
    --cc=devicetree@vger.kernel.org \
    --cc=geert+renesas@glider.be \
    --cc=hverkuil@xs4all.nl \
    --cc=krzk+dt@kernel.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linux-media@vger.kernel.org \
    --cc=linux-renesas-soc@vger.kernel.org \
    --cc=magnus.damm@gmail.com \
    --cc=mchehab@kernel.org \
    --cc=prabhakar.mahadev-lad.rj@bp.renesas.com \
    --cc=robh@kernel.org \
    --cc=tomm.merciai@gmail.com \
    --cc=tommaso.merciai.xr@bp.renesas.com \
    --cc=u.kleine-koenig@baylibre.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox