From: Drew Fustini <fustini@kernel.org>
To: sashiko-reviews@lists.linux.dev
Cc: linux-kernel@vger.kernel.org
Subject: Re: [PATCH RFC v5 07/18] riscv_cbqri: Add capacity controller probe and allocation device ops
Date: Sun, 24 May 2026 21:16:27 -0700 [thread overview]
Message-ID: <ahPNG3exEMp694V_@gen8> (raw)
In-Reply-To: <20260525003019.5597A1F000E9@smtp.kernel.org>
On Mon, May 25, 2026 at 12:30:07AM +0000, sashiko-bot@kernel.org wrote:
> > +static int cbqri_cc_alloc_op(struct cbqri_controller *ctrl, int operation,
> > + int rcid, enum cbqri_at at)
> > +{
> > + int reg_offset = CBQRI_CC_ALLOC_CTL_OFF;
> > + int status;
> > + u64 reg;
> > +
> > + lockdep_assert_held(&ctrl->lock);
> > +
> > + if (cbqri_wait_busy_flag(ctrl, reg_offset, ®) < 0) {
> > + pr_err_ratelimited("BUSY timeout before starting operation\n");
> > + return -EIO;
> > + }
> > + FIELD_MODIFY(CBQRI_CONTROL_REGISTERS_OP_MASK, ®, operation);
> > + FIELD_MODIFY(CBQRI_CONTROL_REGISTERS_RCID_MASK, ®, rcid);
> > +
> > + /*
> > + * CBQRI Table 1: AT 0=Data, 1=Code. Program AT on controllers
> > + * that report supports_alloc_at_code. On controllers that don't,
> > + * AT is reserved-zero and the op acts on both halves.
> > + */
> > + reg &= ~CBQRI_CONTROL_REGISTERS_AT_MASK;
>
> [Severity: High]
> On 32-bit architectures, does bitwise inversion of a GENMASK macro (which
> evaluates to unsigned long) silently zero the upper 32 bits of the 64-bit
> register variable?
>
> If the 32-bit inverted mask is zero-extended to 64 bits, this would truncate
> bits 63:32, potentially clearing the STATUS and BUSY fields. Should
> GENMASK_ULL be used for these masks instead?
I will convert everything to GENMASK_ULL.
> > +static int cbqri_probe_feature(struct cbqri_controller *ctrl, int reg_offset,
> > + int operation, int *status, bool *access_type_supported)
> > +{
> > + const u64 active_mask = CBQRI_CONTROL_REGISTERS_OP_MASK |
> > + CBQRI_CONTROL_REGISTERS_AT_MASK |
> > + CBQRI_CONTROL_REGISTERS_RCID_MASK |
> > + CBQRI_MON_CTL_EVT_ID_MASK;
>
> [Severity: High]
> Is CBQRI_MON_CTL_EVT_ID_MASK defined in this patch? It seems to be missing,
> which might cause a build failure due to an undeclared identifier.
This is a bisectability bug that I missed. I will fix this.
> > + /*
> > + * Resolve cache_size via cacheinfo. cpus_read_lock satisfies
> > + * lockdep_assert_cpus_held() inside get_cpu_cacheinfo_level(). If
> > + * every cpu_mask member is offline, cache_size stays 0 and the
> > + * controller cannot back occupancy monitoring.
> > + */
> > + cpus_read_lock();
> > + if (!ctrl->cache.cache_size) {
> > + int cpu = cpumask_first_and(&ctrl->cache.cpu_mask, cpu_online_mask);
> > +
> > + if (cpu < nr_cpu_ids) {
> > + struct cacheinfo *ci;
> > +
> > + ci = get_cpu_cacheinfo_level(cpu, ctrl->cache.cache_level);
> > + if (ci)
> > + ctrl->cache.cache_size = ci->size;
>
> [Severity: High]
> Is this resolution actually lazy? cbqri_probe_cc() is called immediately
> during registration by cbqri_probe_controller(), which happens at
> acpi_arch_init time.
>
> Since cacheinfo is unpopulated during early boot, won't
> get_cpu_cacheinfo_level() return NULL and leave cache_size as 0 permanently,
> disabling occupancy monitoring?
ACPI parsing for RQSC runs at subsys_initcall. Every CPU in cpu_mask is
online and cacheinfo-populated by the time cbqri_probe_cc() runs. The
edge case is maxcpus= but I would rather wait until the usecase arises.
> > + /*
> > + * SRMCFG encodes RCID in 12 bits. ACPI's acpi_parse_rqsc() already
> > + * caps info->rcid_count at CBQRI_MAX_RCID (1024) so this is unreachable
> > + * today, but a future DT discovery path or a malformed firmware table
> > + * routed through a different validator could bypass that ceiling.
> > + * Catch the violation here rather than silently truncating in every
> > + * FIELD_PREP(SRMCFG_RCID_MASK, closid) on the schedule-in fast path.
> > + */
> > + if (WARN_ON_ONCE(ctrl->rcid_count > SRMCFG_RCID_MASK)) {
>
> [Severity: Medium]
> Does this correctly validate the count limit? If SRMCFG_RCID_MASK is a
> register bitmask (like 0xFFF), won't a hardware limit of 4096 IDs be
> incorrectly rejected because 4096 is greater than 4095?
>
> Also, should there be a similar bounds check for mcid_count?
I'll fix the off-by-one in v6. However, acpi_parse_rqsc() already caps
both counts at CBQRI_MAX_RCID/MCID = 1024 so the off-by-one is
unreachable today,
> > + cbqri_controller_destroy(ctrl);
> > + return -EINVAL;
> > + }
> > +
> > + switch (info->type) {
> > + case CBQRI_CONTROLLER_TYPE_CAPACITY: {
> > + int level;
> > +
> > + ctrl->cache.cache_id = info->cache_id;
> > +
> > + level = find_acpi_cache_level_from_id(info->cache_id);
>
> [Severity: High]
> Does this unconditional call to ACPI-specific functions break Device Tree
> support?
>
> If CONFIG_ACPI is disabled, these stubs return -ENOENT. For DT-based
> platforms, these functions might fail to resolve DT cache IDs, potentially
> causing registration to fail entirely.
Device tree discovery path can be created once there is a platform
driver that needs it.
-Drew
next prev parent reply other threads:[~2026-05-25 4:16 UTC|newest]
Thread overview: 26+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-05-24 23:55 [PATCH RFC v5 00/18] riscv: add Ssqosid and CBQRI resctrl support Drew Fustini
2026-05-24 23:55 ` [PATCH RFC v5 01/18] dt-bindings: riscv: Add Ssqosid extension description Drew Fustini
2026-05-24 23:55 ` [PATCH RFC v5 02/18] riscv: detect the Ssqosid extension Drew Fustini
2026-05-24 23:55 ` [PATCH RFC v5 03/18] riscv: add support for srmcfg CSR from " Drew Fustini
[not found] ` <20260525003007.7D4E91F000E9@smtp.kernel.org>
2026-05-25 3:55 ` Drew Fustini
2026-05-24 23:55 ` [PATCH RFC v5 04/18] fs/resctrl: Add resctrl_is_membw() helper Drew Fustini
2026-05-24 23:55 ` [PATCH RFC v5 05/18] fs/resctrl: Add RDT_RESOURCE_MB_MIN and RDT_RESOURCE_MB_WGHT Drew Fustini
2026-05-24 23:55 ` [PATCH RFC v5 06/18] fs/resctrl: Let bandwidth resources default to min_bw at reset Drew Fustini
2026-05-24 23:55 ` [PATCH RFC v5 07/18] riscv_cbqri: Add capacity controller probe and allocation device ops Drew Fustini
[not found] ` <20260525003019.5597A1F000E9@smtp.kernel.org>
2026-05-25 4:16 ` Drew Fustini [this message]
2026-05-24 23:55 ` [PATCH RFC v5 08/18] riscv_cbqri: Add capacity controller monitoring " Drew Fustini
2026-05-24 23:55 ` [PATCH RFC v5 09/18] riscv_cbqri: Add bandwidth controller probe and allocation " Drew Fustini
2026-05-24 23:55 ` [PATCH RFC v5 10/18] riscv_cbqri: Add bandwidth controller monitoring " Drew Fustini
[not found] ` <20260525003608.AC42A1F000E9@smtp.kernel.org>
2026-05-25 7:25 ` Drew Fustini
2026-05-24 23:55 ` [PATCH RFC v5 11/18] riscv_cbqri: resctrl: Add cache allocation via capacity block mask Drew Fustini
[not found] ` <20260525005056.312281F000E9@smtp.kernel.org>
2026-05-25 7:40 ` Drew Fustini
2026-05-24 23:55 ` [PATCH RFC v5 12/18] riscv_cbqri: resctrl: Add L3 cache occupancy monitoring Drew Fustini
[not found] ` <20260525004606.D82941F000E9@smtp.kernel.org>
2026-05-26 11:49 ` Drew Fustini
2026-05-24 23:55 ` [PATCH RFC v5 13/18] riscv_cbqri: resctrl: Add MB_MIN bandwidth allocation via Rbwb Drew Fustini
2026-05-24 23:55 ` [PATCH RFC v5 14/18] riscv_cbqri: resctrl: Add MB_WGHT bandwidth allocation via Mweight Drew Fustini
2026-05-24 23:55 ` [PATCH RFC v5 15/18] riscv_cbqri: resctrl: Add mbm_total_bytes bandwidth monitoring Drew Fustini
2026-05-24 23:55 ` [PATCH RFC v5 16/18] ACPI: RISC-V: Parse RISC-V Quality of Service Controller (RQSC) table Drew Fustini
2026-05-25 8:23 ` Sunil V L
2026-05-31 1:51 ` Drew Fustini
2026-05-24 23:55 ` [PATCH RFC v5 17/18] ACPI: RISC-V: Add support for RISC-V Quality of Service Controller (RQSC) Drew Fustini
2026-05-24 23:55 ` [PATCH RFC v5 18/18] riscv: enable resctrl filesystem for Ssqosid Drew Fustini
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=ahPNG3exEMp694V_@gen8 \
--to=fustini@kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=sashiko-reviews@lists.linux.dev \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox