From: <Kumaravel.Thiagarajan@microchip.com>
To: <gregkh@linuxfoundation.org>
Cc: <dragan.cvetic@xilinx.com>, <linux-gpio@vger.kernel.org>,
<linux-kernel@vger.kernel.org>, <UNGLinuxDriver@microchip.com>,
<arnd@arndb.de>, <derek.kiernan@xilinx.com>
Subject: Re: [PATCH RFC char-misc-next 0/5] misc: microchip: pci1xxxx: Add auxiliary bus driver and the GPIO driver for PIO function of pci1xxxx.
Date: Wed, 24 Aug 2022 09:50:27 +0000 [thread overview]
Message-ID: <e0e2a1e9a2da25a3070f01f7533344030be7c2d6.camel@microchip.com> (raw)
In-Reply-To: <YwS4WDekXM3UQ7Yo@kroah.com>
On Tue, 2022-08-23 at 13:22 +0200, Greg KH wrote:
>
> On Thu, Aug 04, 2022 at 10:02:14PM +0530, Kumaravel Thiagarajan wrote:
> > pci1xxxx is a PCIe switch with a multi-function endpoint on one of its
> > downstream ports. PIO function is one of the functions in the
> > multi-function endpoint. PIO function combines a GPIO controller and also
> > an interface to program pci1xxxx'x OTP & EEPROM. This patch adds an
> > auxiliary bus driver that enumerates separate child devices for gpio and
> > OTP/EEPROM interface and the gpio controller driver for the first child.
> >
> > Kumaravel Thiagarajan (5):
> > misc: microchip: pci1xxxx: load auxiliary bus driver for the PIO
> > function in the multi-function endpoint of pci1xxxx device.
> > misc: microchip: pci1xxxx: load gpio driver for the gpio controller
> > auxiliary device enumerated by the auxiliary bus driver.
> > misc: microchip: pci1xxxx: Add functions to configure gpio pins as
> > input / output, get status, handle I/O for gpio pins.
> > misc: microchip: pci1xxxx: Add gpio irq handler and irq helper
> > functions irq_ack, irq_mask, irq_unmask and irq_set_type of
> > irq_chip.
> > misc: microchip: pci1xxxx: Add power management functions - suspend &
> > resume handlers.
> >
> > MAINTAINERS | 9 +
> > drivers/misc/Kconfig | 1 +
> > drivers/misc/Makefile | 3 +-
> > drivers/misc/mchp_pci1xxxx/Kconfig | 10 +
> > drivers/misc/mchp_pci1xxxx/Makefile | 1 +
> > drivers/misc/mchp_pci1xxxx/mchp_pci1xxxx_gp.c | 167 +++++++
> > drivers/misc/mchp_pci1xxxx/mchp_pci1xxxx_gp.h | 28 ++
> > .../misc/mchp_pci1xxxx/mchp_pci1xxxx_gpio.c | 438 ++++++++++++++++++
> > 8 files changed, 656 insertions(+), 1 deletion(-)
> > create mode 100644 drivers/misc/mchp_pci1xxxx/Kconfig
> > create mode 100644 drivers/misc/mchp_pci1xxxx/Makefile
> > create mode 100644 drivers/misc/mchp_pci1xxxx/mchp_pci1xxxx_gp.c
> > create mode 100644 drivers/misc/mchp_pci1xxxx/mchp_pci1xxxx_gp.h
> > create mode 100644 drivers/misc/mchp_pci1xxxx/mchp_pci1xxxx_gpio.c
> >
> > --
> > 2.25.1
> >
>
> This patch is marked as "RFC" but I don't see any questions that you
> have here. Please resolve anything you think needs to be handled and
> submit a "this series is ok to be merged" version.
Ok. I will do this.
Thank You.
Regards,
Kumar
prev parent reply other threads:[~2022-08-24 9:51 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-08-04 16:32 [PATCH RFC char-misc-next 0/5] misc: microchip: pci1xxxx: Add auxiliary bus driver and the GPIO driver for PIO function of pci1xxxx Kumaravel Thiagarajan
2022-08-04 16:32 ` [PATCH RFC char-misc-next 1/5] misc: microchip: pci1xxxx: load auxiliary bus driver for the PIO function in the multi-function endpoint of pci1xxxx device Kumaravel Thiagarajan
2022-08-23 11:22 ` Greg KH
2022-08-23 11:24 ` Greg KH
2022-08-24 10:03 ` Kumaravel.Thiagarajan
2022-08-04 16:32 ` [PATCH RFC char-misc-next 2/5] misc: microchip: pci1xxxx: load gpio driver for the gpio controller auxiliary device enumerated by the auxiliary bus driver Kumaravel Thiagarajan
2022-08-04 16:32 ` [PATCH RFC char-misc-next 3/5] misc: microchip: pci1xxxx: Add functions to configure gpio pins as input / output, get status, handle I/O for gpio pins Kumaravel Thiagarajan
2022-08-04 16:32 ` [PATCH RFC char-misc-next 4/5] misc: microchip: pci1xxxx: Add gpio irq handler and irq helper functions irq_ack, irq_mask, irq_unmask and irq_set_type of irq_chip Kumaravel Thiagarajan
2022-08-04 16:32 ` [PATCH RFC char-misc-next 5/5] misc: microchip: pci1xxxx: Add power management functions - suspend & resume handlers Kumaravel Thiagarajan
2022-08-23 11:22 ` [PATCH RFC char-misc-next 0/5] misc: microchip: pci1xxxx: Add auxiliary bus driver and the GPIO driver for PIO function of pci1xxxx Greg KH
2022-08-24 9:50 ` Kumaravel.Thiagarajan [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=e0e2a1e9a2da25a3070f01f7533344030be7c2d6.camel@microchip.com \
--to=kumaravel.thiagarajan@microchip.com \
--cc=UNGLinuxDriver@microchip.com \
--cc=arnd@arndb.de \
--cc=derek.kiernan@xilinx.com \
--cc=dragan.cvetic@xilinx.com \
--cc=gregkh@linuxfoundation.org \
--cc=linux-gpio@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox