public inbox for linux-kernel@vger.kernel.org
 help / color / mirror / Atom feed
* [PATCH v2] dt-bindings: riscv: update ratified version of h, svinval, svnapot, svpbmt
@ 2025-12-25  6:24 Guodong Xu
  2026-01-01  0:09 ` Conor Dooley
  0 siblings, 1 reply; 3+ messages in thread
From: Guodong Xu @ 2025-12-25  6:24 UTC (permalink / raw)
  To: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Paul Walmsley,
	Palmer Dabbelt, Albert Ou, Alexandre Ghiti
  Cc: Paul Walmsley, Conor Dooley, devicetree, linux-riscv,
	linux-kernel, Conor Dooley, Guodong Xu

The descriptions for h, svinval, svnapot, and svpbmt extensions currently
reference the "20191213 version of the privileged ISA specification".
While an Unprivileged ISA document exists with that date, there is no
corresponding ratified Privileged ISA specification.

These extensions were ratified in the RISC-V Instruction Set Manual,
Volume II: Privileged Architecture, Version 20211203. Update the
descriptions to reference the correct specification version.

RISC-V International hosts a website [1] for ratified specifications.
Following the "Ratified ISA Specifications", historical versions of
Volume II Privileged ISA can be found.

Link: https://riscv.org/specifications/ratified/ [1]
Fixes: aeb71e42caae ("dt-bindings: riscv: deprecate riscv,isa")
Acked-by: Conor Dooley <conor.dooley@microchip.com>
Signed-off-by: Guodong Xu <guodong@riscstar.com>
---
Changes in v2:
 - Added Fixes tag.
 - Added Acked-by from Conor.
 - Link to v1: https://lore.kernel.org/r/20251223-h-description-v1-1-98bea93b0919@riscstar.com
---
 .../devicetree/bindings/riscv/extensions.yaml         | 19 +++++++++++--------
 1 file changed, 11 insertions(+), 8 deletions(-)

diff --git a/Documentation/devicetree/bindings/riscv/extensions.yaml b/Documentation/devicetree/bindings/riscv/extensions.yaml
index 565cb2cbb49b552959392810a9b731b43346a594..6a4697b36b8d540ac14bcad6373ffcf3db13d3c0 100644
--- a/Documentation/devicetree/bindings/riscv/extensions.yaml
+++ b/Documentation/devicetree/bindings/riscv/extensions.yaml
@@ -117,8 +117,9 @@ properties:
 
         - const: h
           description:
-            The standard H extension for hypervisors as ratified in the 20191213
-            version of the privileged ISA specification.
+            The standard H extension for hypervisors as ratified in the RISC-V
+            Instruction Set Manual, Volume II Privileged Architecture,
+            Document Version 20211203.
 
         # multi-letter extensions, sorted alphanumerically
         - const: smaia
@@ -202,20 +203,22 @@ properties:
         - const: svinval
           description:
             The standard Svinval supervisor-level extension for fine-grained
-            address-translation cache invalidation as ratified in the 20191213
-            version of the privileged ISA specification.
+            address-translation cache invalidation as ratified in the RISC-V
+            Instruction Set Manual, Volume II Privileged Architecture,
+            Document Version 20211203.
 
         - const: svnapot
           description:
             The standard Svnapot supervisor-level extensions for napot
-            translation contiguity as ratified in the 20191213 version of the
-            privileged ISA specification.
+            translation contiguity as ratified in the RISC-V Instruction Set
+            Manual, Volume II Privileged Architecture, Document Version
+            20211203.
 
         - const: svpbmt
           description:
             The standard Svpbmt supervisor-level extensions for page-based
-            memory types as ratified in the 20191213 version of the privileged
-            ISA specification.
+            memory types as ratified in the RISC-V Instruction Set Manual,
+            Volume II Privileged Architecture, Document Version 20211203.
 
         - const: svrsw60t59b
           description:

---
base-commit: 9448598b22c50c8a5bb77a9103e2d49f134c9578
change-id: 20251223-h-description-2b9adfb2fe8f

Best regards,
-- 
Guodong Xu <guodong@riscstar.com>


^ permalink raw reply related	[flat|nested] 3+ messages in thread

* Re: [PATCH v2] dt-bindings: riscv: update ratified version of h, svinval, svnapot, svpbmt
  2025-12-25  6:24 [PATCH v2] dt-bindings: riscv: update ratified version of h, svinval, svnapot, svpbmt Guodong Xu
@ 2026-01-01  0:09 ` Conor Dooley
  2026-01-07 18:47   ` Paul Walmsley
  0 siblings, 1 reply; 3+ messages in thread
From: Conor Dooley @ 2026-01-01  0:09 UTC (permalink / raw)
  To: Guodong Xu
  Cc: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Paul Walmsley,
	Palmer Dabbelt, Albert Ou, Alexandre Ghiti, Paul Walmsley,
	devicetree, linux-riscv, linux-kernel, Conor Dooley

[-- Attachment #1: Type: text/plain, Size: 1063 bytes --]

On Thu, Dec 25, 2025 at 02:24:20PM +0800, Guodong Xu wrote:
> The descriptions for h, svinval, svnapot, and svpbmt extensions currently
> reference the "20191213 version of the privileged ISA specification".
> While an Unprivileged ISA document exists with that date, there is no
> corresponding ratified Privileged ISA specification.
> 
> These extensions were ratified in the RISC-V Instruction Set Manual,
> Volume II: Privileged Architecture, Version 20211203. Update the
> descriptions to reference the correct specification version.
> 
> RISC-V International hosts a website [1] for ratified specifications.
> Following the "Ratified ISA Specifications", historical versions of
> Volume II Privileged ISA can be found.
> 
> Link: https://riscv.org/specifications/ratified/ [1]
> Fixes: aeb71e42caae ("dt-bindings: riscv: deprecate riscv,isa")
> Acked-by: Conor Dooley <conor.dooley@microchip.com>
> Signed-off-by: Guodong Xu <guodong@riscstar.com>

I've put this on my dt-fixes branch, but shout Paul if you'd rather this
went via you.

[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 228 bytes --]

^ permalink raw reply	[flat|nested] 3+ messages in thread

* Re: [PATCH v2] dt-bindings: riscv: update ratified version of h, svinval, svnapot, svpbmt
  2026-01-01  0:09 ` Conor Dooley
@ 2026-01-07 18:47   ` Paul Walmsley
  0 siblings, 0 replies; 3+ messages in thread
From: Paul Walmsley @ 2026-01-07 18:47 UTC (permalink / raw)
  To: Conor Dooley
  Cc: Guodong Xu, Rob Herring, Krzysztof Kozlowski, Conor Dooley,
	Paul Walmsley, Palmer Dabbelt, Albert Ou, Alexandre Ghiti,
	Paul Walmsley, devicetree, linux-riscv, linux-kernel,
	Conor Dooley

On Thu, 1 Jan 2026, Conor Dooley wrote:

> On Thu, Dec 25, 2025 at 02:24:20PM +0800, Guodong Xu wrote:
> > The descriptions for h, svinval, svnapot, and svpbmt extensions currently
> > reference the "20191213 version of the privileged ISA specification".
> > While an Unprivileged ISA document exists with that date, there is no
> > corresponding ratified Privileged ISA specification.
> > 
> > These extensions were ratified in the RISC-V Instruction Set Manual,
> > Volume II: Privileged Architecture, Version 20211203. Update the
> > descriptions to reference the correct specification version.
> > 
> > RISC-V International hosts a website [1] for ratified specifications.
> > Following the "Ratified ISA Specifications", historical versions of
> > Volume II Privileged ISA can be found.
> > 
> > Link: https://riscv.org/specifications/ratified/ [1]
> > Fixes: aeb71e42caae ("dt-bindings: riscv: deprecate riscv,isa")
> > Acked-by: Conor Dooley <conor.dooley@microchip.com>
> > Signed-off-by: Guodong Xu <guodong@riscstar.com>
> 
> I've put this on my dt-fixes branch, but shout Paul if you'd rather this
> went via you.

Am happy to have you taking these!


- Paul

^ permalink raw reply	[flat|nested] 3+ messages in thread

end of thread, other threads:[~2026-01-07 18:47 UTC | newest]

Thread overview: 3+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2025-12-25  6:24 [PATCH v2] dt-bindings: riscv: update ratified version of h, svinval, svnapot, svpbmt Guodong Xu
2026-01-01  0:09 ` Conor Dooley
2026-01-07 18:47   ` Paul Walmsley

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox