Netdev List
 help / color / mirror / Atom feed
From: Jonas Jelonek <jelonek.jonas@gmail.com>
To: Oleksij Rempel <o.rempel@pengutronix.de>
Cc: "Sander Vanheule" <sander@svanheule.net>,
	"Kory Maincent" <kory.maincent@bootlin.com>,
	"Andrew Lunn" <andrew+netdev@lunn.ch>,
	"David S . Miller" <davem@davemloft.net>,
	"Eric Dumazet" <edumazet@google.com>,
	"Jakub Kicinski" <kuba@kernel.org>,
	"Paolo Abeni" <pabeni@redhat.com>,
	"Rob Herring" <robh@kernel.org>,
	"Krzysztof Kozlowski" <krzk+dt@kernel.org>,
	"Conor Dooley" <conor+dt@kernel.org>,
	netdev@vger.kernel.org, devicetree@vger.kernel.org,
	linux-kernel@vger.kernel.org,
	"Daniel Golle" <daniel@makrotopia.org>,
	"Bjørn Mork" <bjorn@mork.no>,
	"Conor Dooley" <conor.dooley@microchip.com>
Subject: Re: [PATCH net-next v8 1/4] dt-bindings: net: pse-pd: add bindings for Realtek PSE MCU
Date: Fri, 24 Jul 2026 09:18:45 +0200	[thread overview]
Message-ID: <e7f50ff9-b5e3-4247-bef3-c0cc3581a50b@gmail.com> (raw)
In-Reply-To: <amHq0XuK2y-mcfmD@pengutronix.de>

Hi Oleksij,

On 23.07.26 12:20, Oleksij Rempel wrote:
> On Thu, Jul 23, 2026 at 11:45:20AM +0200, Jonas Jelonek wrote:
>> [...]
>> What do you suggest? I would like to avoid doing any half-grounded claims
>> or assumptions here while not fully overviewing the whole picture. At the same
>> time, I have the feeling the datasheet and host command guide from Realtek
>> are genuinely trying to fool me.
>>
>> The setup seems to be very similar to PD692x0, we have multiple managers,
>> managed by a controller (the MCU). The MCU mostly does runtime discovery
>> of the downstream managers, so right now there is no apparent need to
>> have the same manager + port definitions in DT as PD692x0.
>>
>> In reality I haven't seen a board which has different power rails for different
>> managers. So there's usually a single wire from the PSU going to the PoE
>> daughterboard where everything lands on a single supply PCB trace. The MCU
>> has a multi-bank concept, however it's usage right now is rather confusing.
>> Managers seem to have strapping pins which tell which bank they use, and on
>> the MCU side one can set power limit for each bank.
> Current PSE framework already has a concept of power domain. Depending
> on implementation, the "manger" can be the weakest point in the chain.
> For example: one manager has 8 ports and can handle 200W, we have
> devices with 2 managers each 200W max and PSU providing 500W. If we
> attach 3 devices 100W each to ports 1, 2, 3 - will not work for the last
> one. If we attache them to ports 1, 2 + 9, will work just fine. Because
> it is attached to different power domain/manger.
>
> Even if this information is hidden in the MCU. It is usable for admins,
> to understand what combination of ports should be used for optimal power
> delivery.

It is not hidden, but I see two ways to surface this right now:
(1) Someone figures is out once per board and puts that topology in the DT.
(2) Runtime topology detection, the MCU tells us how many managers we
     have, which downstream addresses they have and which port lives on
     which manager.

I'm not sure what is preferred, having it in DT or using runtime detection
if possible.

>>> Since we already talk about power budgeting - all of this make sense if
>>> we have port priorities. For example PD692x0 firmware has default prios
>>> bound to port numbers. Is it the same with this firmware?
>> Looking at several switches, by default all ports have a priority of 0 assigned.
>> Thus, no pre-defined prioritisation, it's up to the user to set this.
> Do this switches have PSU covering all port at max load or it is over
> provisioning by design. 

In most cases it's overprovisioned by design, the PSU budget is usually lower
than what would be needed for all ports at max load. Even one of my switches,
having a PoE budget of 400W, has 8 ports with 32W and 16 ports with 60 W,
managed by 5 managers. Usually a manager is not overprovisioned but the
system PSU is.

> Haw it behave in reality If we attach more
> consumer then it is able to handle - all ports go off, or only some of
> them?

That's a good question ^^. Unfortunately, I do not have enough PoE-powered
devices here to test this scenario, or at least it takes a bit of time to get
enough devices.

>
> PD692x0 firmware has user configurable prios - but if many ports share
> same prios it has internal prios based on port number.
>

At least I'm not aware of that but since the firmware on the MCU is a
blackbox, in the end this could be the case too. But it's not an obvious
feature.


I'd like to slightly adjust the bindings, given the confusion about the naming
that came up with Sander. Is there anything else that should be changed? Or
is everything else in terms of supply, budgeting, etc. fine for follow-ups?


Best regards,
Jonas

  reply	other threads:[~2026-07-24  7:18 UTC|newest]

Thread overview: 16+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2026-07-15  7:55 [PATCH net-next v8 0/4] net: pse-pd: add Realtek PSE MCU support Jonas Jelonek
2026-07-15  7:55 ` [PATCH net-next v8 1/4] dt-bindings: net: pse-pd: add bindings for Realtek PSE MCU Jonas Jelonek
2026-07-17  9:39   ` Kory Maincent
2026-07-22 17:49   ` Sander Vanheule
2026-07-22 19:49     ` Jonas Jelonek
2026-07-23  7:36       ` Oleksij Rempel
2026-07-23  9:45         ` Jonas Jelonek
2026-07-23 10:20           ` Oleksij Rempel
2026-07-24  7:18             ` Jonas Jelonek [this message]
2026-07-24  7:44               ` Oleksij Rempel
2026-07-15  7:55 ` [PATCH net-next v8 2/4] net: pse-pd: add Realtek PSE MCU core Jonas Jelonek
2026-07-17  9:41   ` Kory Maincent
2026-07-15  7:55 ` [PATCH net-next v8 3/4] net: pse-pd: realtek-pse-mcu: add I2C transport Jonas Jelonek
2026-07-17  9:45   ` Kory Maincent
2026-07-15  7:55 ` [PATCH net-next v8 4/4] net: pse-pd: realtek-pse-mcu: add UART transport Jonas Jelonek
2026-07-17  9:46   ` Kory Maincent

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=e7f50ff9-b5e3-4247-bef3-c0cc3581a50b@gmail.com \
    --to=jelonek.jonas@gmail.com \
    --cc=andrew+netdev@lunn.ch \
    --cc=bjorn@mork.no \
    --cc=conor+dt@kernel.org \
    --cc=conor.dooley@microchip.com \
    --cc=daniel@makrotopia.org \
    --cc=davem@davemloft.net \
    --cc=devicetree@vger.kernel.org \
    --cc=edumazet@google.com \
    --cc=kory.maincent@bootlin.com \
    --cc=krzk+dt@kernel.org \
    --cc=kuba@kernel.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=netdev@vger.kernel.org \
    --cc=o.rempel@pengutronix.de \
    --cc=pabeni@redhat.com \
    --cc=robh@kernel.org \
    --cc=sander@svanheule.net \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox