public inbox for rust-for-linux@vger.kernel.org
 help / color / mirror / Atom feed
From: "Alexandre Courbot" <acourbot@nvidia.com>
To: "Gary Guo" <gary@garyguo.net>
Cc: "Timur Tabi" <ttabi@nvidia.com>,
	"Danilo Krummrich" <dakr@kernel.org>,
	"John Hubbard" <jhubbard@nvidia.com>,
	"Joel Fernandes" <joelagnelf@nvidia.com>,
	"Eliot Courtney" <ecourtney@nvidia.com>,
	<rust-for-linux@vger.kernel.org>
Subject: Re: [PATCH v5 4/6] gpu: nova-core: add FbHal::frts_size() for GA100 support
Date: Mon, 20 Apr 2026 10:28:32 +0900	[thread overview]
Message-ID: <DHXLC2ZLHLWG.1Z3SQHOEYMYH3@nvidia.com> (raw)
In-Reply-To: <DHXE2MBVLV2S.3AUM31VR2XC0D@garyguo.net>

On Mon Apr 20, 2026 at 4:47 AM JST, Gary Guo wrote:
> On Fri Apr 17, 2026 at 8:13 PM BST, Timur Tabi wrote:
>> Introduce FbHal method frts_size() to return the size of the FRTS
>> window.  GA100 is a special case in that there is no FRTS, and so
>> the size must be set to 0.
>>
>> Note that we cannot use supports_display() to determine the FRTS
>> size because there are other GPUs (e.g. GA102GL) that have display
>> disabled (and so supports_display() returns False), but the FRTS
>> window size still needs to be 1MB.
>>
>> Signed-off-by: Timur Tabi <ttabi@nvidia.com>
>> Reviewed-by: Eliot Courtney <ecourtney@nvidia.com>
>> ---
>>  drivers/gpu/nova-core/fb.rs           |  6 +++---
>>  drivers/gpu/nova-core/fb/hal.rs       |  3 +++
>>  drivers/gpu/nova-core/fb/hal/ga100.rs |  6 ++++++
>>  drivers/gpu/nova-core/fb/hal/ga102.rs |  4 ++++
>>  drivers/gpu/nova-core/fb/hal/tu102.rs | 11 ++++++++++-
>>  5 files changed, 26 insertions(+), 4 deletions(-)
>>
>> diff --git a/drivers/gpu/nova-core/fb.rs b/drivers/gpu/nova-core/fb.rs
>> index f357fb28b22c..a305a6dac758 100644
>> --- a/drivers/gpu/nova-core/fb.rs
>> +++ b/drivers/gpu/nova-core/fb.rs
>> @@ -216,10 +216,10 @@ pub(crate) fn new(chipset: Chipset, bar: &Bar0, gsp_fw: &GspFirmware) -> Result<
>>  
>>          let frts = {
>>              const FRTS_DOWN_ALIGN: Alignment = Alignment::new::<SZ_128K>();
>> -            const FRTS_SIZE: u64 = usize_as_u64(SZ_1M);
>> -            let frts_base = vga_workspace.start.align_down(FRTS_DOWN_ALIGN) - FRTS_SIZE;
>> +            let frts_size: u64 = hal.frts_size();
>> +            let frts_base = vga_workspace.start.align_down(FRTS_DOWN_ALIGN) - frts_size;
>>  
>> -            FbRange(frts_base..frts_base + FRTS_SIZE)
>> +            FbRange(frts_base..frts_base + frts_size)
>>          };
>>  
>>          let boot = {
>> diff --git a/drivers/gpu/nova-core/fb/hal.rs b/drivers/gpu/nova-core/fb/hal.rs
>> index aba0abd8ee00..1c01a6cbed65 100644
>> --- a/drivers/gpu/nova-core/fb/hal.rs
>> +++ b/drivers/gpu/nova-core/fb/hal.rs
>> @@ -25,6 +25,9 @@ pub(crate) trait FbHal {
>>  
>>      /// Returns the VRAM size, in bytes.
>>      fn vidmem_size(&self, bar: &Bar0) -> u64;
>> +
>> +    /// Returns the FRTS size, in bytes.
>> +    fn frts_size(&self) -> u64;
>>  }
>>  
>>  /// Returns the HAL corresponding to `chipset`.
>> diff --git a/drivers/gpu/nova-core/fb/hal/ga100.rs b/drivers/gpu/nova-core/fb/hal/ga100.rs
>> index 1c03783cddef..2f5871d915c3 100644
>> --- a/drivers/gpu/nova-core/fb/hal/ga100.rs
>> +++ b/drivers/gpu/nova-core/fb/hal/ga100.rs
>> @@ -66,6 +66,12 @@ fn supports_display(&self, bar: &Bar0) -> bool {
>>      fn vidmem_size(&self, bar: &Bar0) -> u64 {
>>          super::tu102::vidmem_size_gp102(bar)
>>      }
>> +
>> +    // GA100 is a special case where its FRTS region exists, but is empty.  We
>> +    // return a size of 0 because we still need to record where the region starts.
>> +    fn frts_size(&self) -> u64 {
>> +        0
>> +    }
>>  }
>>  
>>  const GA100: Ga100 = Ga100;
>> diff --git a/drivers/gpu/nova-core/fb/hal/ga102.rs b/drivers/gpu/nova-core/fb/hal/ga102.rs
>> index 4b9f0f74d0e7..3bb66f64bef7 100644
>> --- a/drivers/gpu/nova-core/fb/hal/ga102.rs
>> +++ b/drivers/gpu/nova-core/fb/hal/ga102.rs
>> @@ -35,6 +35,10 @@ fn supports_display(&self, bar: &Bar0) -> bool {
>>      fn vidmem_size(&self, bar: &Bar0) -> u64 {
>>          vidmem_size_ga102(bar)
>>      }
>> +
>> +    fn frts_size(&self) -> u64 {
>> +        super::tu102::frts_size_tu102()
>
> I checked the patch history and it looks like this changes from v1 to v2. If the
> argument that "both have the same size" then I think this just makes thing more
> confusing then the purpose of deduplicating.
>
> All the methods above are either delegating to GA100 code or custom, and now
> this delegates to TU102 without any explanation.

The reason for this is that all chips have the same FRTS region size,
*except* GA100 which is 0. GA100 is the exception (it is also documented
as you can see in its snippet above) and should be treated as such. Thus
I'd say the current approach is correct.

  reply	other threads:[~2026-04-20  1:28 UTC|newest]

Thread overview: 20+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2026-04-17 19:13 [PATCH v5 0/6] gpu: nova-core: add GA100 support Timur Tabi
2026-04-17 19:13 ` [PATCH v5 1/6] gpu: nova-core: use correct fwsignature for GA100 Timur Tabi
2026-04-19 19:34   ` Gary Guo
2026-04-17 19:13 ` [PATCH v5 2/6] gpu: nova-core: do not consider 0xBB77 as a valid PCI ROM header signature Timur Tabi
2026-04-19 19:36   ` Gary Guo
2026-04-17 19:13 ` [PATCH v5 3/6] gpu: nova-core: only boot FRTS if its region is allocated Timur Tabi
2026-04-19 19:36   ` Gary Guo
2026-04-17 19:13 ` [PATCH v5 4/6] gpu: nova-core: add FbHal::frts_size() for GA100 support Timur Tabi
2026-04-19 19:47   ` Gary Guo
2026-04-20  1:28     ` Alexandre Courbot [this message]
2026-04-20 10:23       ` Gary Guo
2026-04-20 12:50         ` Alexandre Courbot
2026-04-20 17:51           ` Timur Tabi
2026-04-20 20:27             ` Gary Guo
2026-04-20 21:15               ` Timur Tabi
2026-04-21  1:22                 ` Alexandre Courbot
2026-04-17 19:13 ` [PATCH v5 5/6] gpu: nova-core: skip the IFR header if present Timur Tabi
2026-04-20  6:37   ` Eliot Courtney
2026-04-17 19:13 ` [PATCH v5 6/6] gpu: nova-core: enable GA100 Timur Tabi
2026-04-19 19:36   ` Gary Guo

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=DHXLC2ZLHLWG.1Z3SQHOEYMYH3@nvidia.com \
    --to=acourbot@nvidia.com \
    --cc=dakr@kernel.org \
    --cc=ecourtney@nvidia.com \
    --cc=gary@garyguo.net \
    --cc=jhubbard@nvidia.com \
    --cc=joelagnelf@nvidia.com \
    --cc=rust-for-linux@vger.kernel.org \
    --cc=ttabi@nvidia.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox