[U-Boot] [PATCH v2 0/5] net: ethernet: ti: Introduce am654 gigabit eth switch subsystem driver

[U-Boot] [PATCH v2 0/5] net: ethernet: ti: Introduce am654 gigabit eth switch subsystem driver

[Keerthy]

Add new driver for the TI AM65x SoC Gigabit Ethernet Switch subsystem (CPSW
NUSS). It has two ports and provides Ethernet packet communication for the
device and can be configured as an Ethernet switch. CPSW NUSS features: the
Reduced Gigabit Media Independent Interface (RGMII), Reduced Media
Independent Interface (RMII), and the Management Data Input/Output (MDIO)
interface for physical layer device (PHY) management. The TI AM65x SoC has
integrated two-port Gigabit Ethernet Switch subsystem into device MCU
domain named MCU_CPSW0. One Ethernet port (port 1) with selectable RGMII
and RMII interfaces and an internal Communications Port Programming
Interface (CPPI) port (Host port 0).

Host Port 0 CPPI Packet Streaming Interface interface supports 8 TX
channels and on RX channels operating by TI am654 NAVSS Unified DMA
Peripheral Root Complex (UDMA-P) controller. 

The series is based on top of Vignesh's v3:

https://patchwork.ozlabs.org/patch/1032504/

Tested for tftp and booting to kernel on am654-evm.

Grygorii Strashko (4):
  driver: net: ti: cpsw-mdio: use phys_addr_t for mdio_base addr
  arm64: dts: ti: k3-am65: add mcu cpsw node
  arm64: dts: k3-am654-base-board: add mcu cpsw nuss pinmux and phy defs
  configs: am65x_evm_a53: enable networking

Keerthy (1):
  net: ethernet: ti: Introduce am654 gigabit eth switch subsystem driver

 arch/arm/dts/k3-am65.dtsi                    |   2 +
 arch/arm/dts/k3-am654-base-board-u-boot.dtsi | 170 ++++
 configs/am65x_evm_a53_defconfig              |   7 +
 drivers/net/ti/Kconfig                       |   8 +
 drivers/net/ti/Makefile                      |   1 +
 drivers/net/ti/am65-cpsw-nuss.c              | 794 +++++++++++++++++++
 drivers/net/ti/cpsw_mdio.c                   |   2 +-
 drivers/net/ti/cpsw_mdio.h                   |   2 +-
 8 files changed, 984 insertions(+), 2 deletions(-)
 create mode 100644 drivers/net/ti/am65-cpsw-nuss.c

-- 
2.17.1

[U-Boot] [PATCH v2 1/5] driver: net: ti: cpsw-mdio: use phys_addr_t for mdio_base addr

[Keerthy]

From: Grygorii Strashko <grygorii.strashko@ti.com>

Use phys_addr_t for mdio_base address to avoid build warnings on arm64.

Signed-off-by: Grygorii Strashko <grygorii.strashko@ti.com>
Signed-off-by: Keerthy <j-keerthy@ti.com>
Reviewed-by: Tom Rini <trini@konsulko.com>
---

Changes in v2:

	Added Tom's Reviewed-by

 drivers/net/ti/cpsw_mdio.c | 2 +-
 drivers/net/ti/cpsw_mdio.h | 2 +-
 2 files changed, 2 insertions(+), 2 deletions(-)

diff --git a/drivers/net/ti/cpsw_mdio.c b/drivers/net/ti/cpsw_mdio.c
index 70f547e6d7..86980612dd 100644
--- a/drivers/net/ti/cpsw_mdio.c
+++ b/drivers/net/ti/cpsw_mdio.c
@@ -125,7 +125,7 @@ u32 cpsw_mdio_get_alive(struct mii_dev *bus)
 	return val & GENMASK(15, 0);
 }
 
-struct mii_dev *cpsw_mdio_init(const char *name, u32 mdio_base,
+struct mii_dev *cpsw_mdio_init(const char *name, phys_addr_t mdio_base,
 			       u32 bus_freq, int fck_freq)
 {
 	struct cpsw_mdio *cpsw_mdio;
diff --git a/drivers/net/ti/cpsw_mdio.h b/drivers/net/ti/cpsw_mdio.h
index 4a76d4e5c5..dbf4a2dcac 100644
--- a/drivers/net/ti/cpsw_mdio.h
+++ b/drivers/net/ti/cpsw_mdio.h
@@ -10,7 +10,7 @@
 
 struct cpsw_mdio;
 
-struct mii_dev *cpsw_mdio_init(const char *name, u32 mdio_base,
+struct mii_dev *cpsw_mdio_init(const char *name, phys_addr_t mdio_base,
 			       u32 bus_freq, int fck_freq);
 void cpsw_mdio_free(struct mii_dev *bus);
 u32 cpsw_mdio_get_alive(struct mii_dev *bus);
-- 
2.17.1

[U-Boot] [U-Boot, v2, 1/5] driver: net: ti: cpsw-mdio: use phys_addr_t for mdio_base addr

[Tom Rini]

On Mon, Feb 04, 2019 at 09:34:28AM +0530, Keerthy wrote:

> From: Grygorii Strashko <grygorii.strashko@ti.com>
> 
> Use phys_addr_t for mdio_base address to avoid build warnings on arm64.
> 
> Signed-off-by: Grygorii Strashko <grygorii.strashko@ti.com>
> Signed-off-by: Keerthy <j-keerthy@ti.com>
> Reviewed-by: Tom Rini <trini@konsulko.com>

Please fix:
       arm:  w+   dra7xx_hs_evm_usb
+(dra7xx_hs_evm_usb)   cpsw_mdio->regs = (struct cpsw_mdio_regs *)mdio_base;
+(dra7xx_hs_evm_usb)                     ^
w+(dra7xx_hs_evm_usb) drivers/net/ti/cpsw_mdio.c: In function 'cpsw_mdio_init':
w+(dra7xx_hs_evm_usb) drivers/net/ti/cpsw_mdio.c:147:20: warning: cast to pointer from integer of different size [-Wint-to-pointer-cast]
 
-- 
Tom
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 819 bytes
Desc: not available
URL: <http://lists.denx.de/pipermail/u-boot/attachments/20190412/436e2df7/attachment.sig>

[U-Boot] [PATCH v2 2/5] net: ethernet: ti: Introduce am654 gigabit eth switch subsystem driver

[Keerthy]

Add new driver for the TI AM65x SoC Gigabit Ethernet Switch subsystem (CPSW
NUSS). It has two ports and provides Ethernet packet communication for the
device and can be configured as an Ethernet switch. CPSW NUSS features: the
Reduced Gigabit Media Independent Interface (RGMII), Reduced Media
Independent Interface (RMII), and the Management Data Input/Output (MDIO)
interface for physical layer device (PHY) management. The TI AM65x SoC has
integrated two-port Gigabit Ethernet Switch subsystem into device MCU
domain named MCU_CPSW0. One Ethernet port (port 1) with selectable RGMII
and RMII interfaces and an internal Communications Port Programming
Interface (CPPI) port (Host port 0).

Host Port 0 CPPI Packet Streaming Interface interface supports 8 TX
channels and on RX channels operating by TI am654 NAVSS Unified DMA
Peripheral Root Complex (UDMA-P) controller.

Signed-off-by: Grygorii Strashko <grygorii.strashko@ti.com>
Signed-off-by: Keerthy <j-keerthy@ti.com>
---

Changes in v2:

  * Removed the debug macros and replaced them with pr_err where
    necessory

 drivers/net/ti/Kconfig          |   8 +
 drivers/net/ti/Makefile         |   1 +
 drivers/net/ti/am65-cpsw-nuss.c | 794 ++++++++++++++++++++++++++++++++
 3 files changed, 803 insertions(+)
 create mode 100644 drivers/net/ti/am65-cpsw-nuss.c

diff --git a/drivers/net/ti/Kconfig b/drivers/net/ti/Kconfig
index 82bc9f5d03..ecf642de10 100644
--- a/drivers/net/ti/Kconfig
+++ b/drivers/net/ti/Kconfig
@@ -18,3 +18,11 @@ config DRIVER_TI_KEYSTONE_NET
 	bool "TI Keystone 2 Ethernet"
 	help
 	   This driver supports the TI Keystone 2 Ethernet subsystem
+
+config TI_AM65_CPSW_NUSS
+	bool "TI K3 AM65x MCU CPSW Nuss Ethernet controller driver"
+	depends on ARCH_K3
+	select PHYLIB
+	help
+	  This driver supports TI K3 MCU CPSW Nuss Ethernet controller
+	  in Texas Instruments K3 AM65x SoCs.
diff --git a/drivers/net/ti/Makefile b/drivers/net/ti/Makefile
index ee3e4eb5d6..8d3808bb4b 100644
--- a/drivers/net/ti/Makefile
+++ b/drivers/net/ti/Makefile
@@ -5,3 +5,4 @@
 obj-$(CONFIG_DRIVER_TI_CPSW) += cpsw.o cpsw-common.o cpsw_mdio.o
 obj-$(CONFIG_DRIVER_TI_EMAC) += davinci_emac.o
 obj-$(CONFIG_DRIVER_TI_KEYSTONE_NET) += keystone_net.o cpsw_mdio.o
+obj-$(CONFIG_TI_AM65_CPSW_NUSS) += am65-cpsw-nuss.o cpsw_mdio.o
diff --git a/drivers/net/ti/am65-cpsw-nuss.c b/drivers/net/ti/am65-cpsw-nuss.c
new file mode 100644
index 0000000000..658cc34033
--- /dev/null
+++ b/drivers/net/ti/am65-cpsw-nuss.c
@@ -0,0 +1,794 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Texas Instruments K3 AM65 Ethernet Switch SubSystem Driver
+ *
+ * Copyright (C) 2019, Texas Instruments, Incorporated
+ *
+ */
+
+#include <common.h>
+#include <asm/io.h>
+#include <asm/processor.h>
+#include <clk.h>
+#include <dm.h>
+#include <dm/lists.h>
+#include <dma-uclass.h>
+#include <dm/of_access.h>
+#include <miiphy.h>
+#include <net.h>
+#include <phy.h>
+#include <power-domain.h>
+#include <linux/soc/ti/ti-udma.h>
+
+#include "cpsw_mdio.h"
+
+#define AM65_CPSW_CPSWNU_MAX_PORTS 2
+
+#define AM65_CPSW_SS_BASE		0x0
+#define AM65_CPSW_SGMII_BASE	0x100
+#define AM65_CPSW_MDIO_BASE	0xf00
+#define AM65_CPSW_XGMII_BASE	0x2100
+#define AM65_CPSW_CPSW_NU_BASE	0x20000
+#define AM65_CPSW_CPSW_NU_ALE_BASE 0x1e000
+
+#define AM65_CPSW_CPSW_NU_PORTS_OFFSET	0x1000
+#define AM65_CPSW_CPSW_NU_PORT_MACSL_OFFSET	0x330
+
+#define AM65_CPSW_MDIO_BUS_FREQ_DEF 1000000
+
+#define AM65_CPSW_CTL_REG			0x4
+#define AM65_CPSW_STAT_PORT_EN_REG	0x14
+#define AM65_CPSW_PTYPE_REG		0x18
+
+#define AM65_CPSW_CTL_REG_P0_ENABLE			BIT(2)
+#define AM65_CPSW_CTL_REG_P0_TX_CRC_REMOVE		BIT(13)
+#define AM65_CPSW_CTL_REG_P0_RX_PAD			BIT(14)
+
+#define AM65_CPSW_P0_FLOW_ID_REG			0x8
+#define AM65_CPSW_PN_RX_MAXLEN_REG		0x24
+#define AM65_CPSW_PN_REG_SA_L			0x308
+#define AM65_CPSW_PN_REG_SA_H			0x30c
+
+#define AM65_CPSW_ALE_CTL_REG			0x8
+#define AM65_CPSW_ALE_CTL_REG_ENABLE		BIT(31)
+#define AM65_CPSW_ALE_CTL_REG_RESET_TBL		BIT(30)
+#define AM65_CPSW_ALE_CTL_REG_BYPASS		BIT(4)
+#define AM65_CPSW_ALE_PN_CTL_REG(x)		(0x40 + (x) * 4)
+#define AM65_CPSW_ALE_PN_CTL_REG_MODE_FORWARD	0x3
+#define AM65_CPSW_ALE_PN_CTL_REG_MAC_ONLY	BIT(11)
+
+#define AM65_CPSW_MACSL_CTL_REG			0x0
+#define AM65_CPSW_MACSL_CTL_REG_IFCTL_A		BIT(15)
+#define AM65_CPSW_MACSL_CTL_REG_GIG		BIT(7)
+#define AM65_CPSW_MACSL_CTL_REG_GMII_EN		BIT(5)
+#define AM65_CPSW_MACSL_CTL_REG_LOOPBACK	BIT(1)
+#define AM65_CPSW_MACSL_CTL_REG_FULL_DUPLEX	BIT(0)
+#define AM65_CPSW_MACSL_RESET_REG		0x8
+#define AM65_CPSW_MACSL_RESET_REG_RESET		BIT(0)
+#define AM65_CPSW_MACSL_STATUS_REG		0x4
+#define AM65_CPSW_MACSL_RESET_REG_PN_IDLE	BIT(31)
+#define AM65_CPSW_MACSL_RESET_REG_PN_E_IDLE	BIT(30)
+#define AM65_CPSW_MACSL_RESET_REG_PN_P_IDLE	BIT(29)
+#define AM65_CPSW_MACSL_RESET_REG_PN_TX_IDLE	BIT(28)
+#define AM65_CPSW_MACSL_RESET_REG_IDLE_MASK \
+	(AM65_CPSW_MACSL_RESET_REG_PN_IDLE | \
+	 AM65_CPSW_MACSL_RESET_REG_PN_E_IDLE | \
+	 AM65_CPSW_MACSL_RESET_REG_PN_P_IDLE | \
+	 AM65_CPSW_MACSL_RESET_REG_PN_TX_IDLE)
+
+#define AM65_CPSW_CPPI_PKT_TYPE			0x7
+
+struct am65_cpsw_port {
+	fdt_addr_t	port_base;
+	fdt_addr_t	macsl_base;
+	bool		disabled;
+	u32		mac_control;
+};
+
+struct am65_cpsw_common {
+	struct udevice		*dev;
+	fdt_addr_t		ss_base;
+	fdt_addr_t		cpsw_base;
+	fdt_addr_t		mdio_base;
+	fdt_addr_t		ale_base;
+	fdt_addr_t		gmii_sel;
+	fdt_addr_t		mac_efuse;
+
+	struct clk		fclk;
+	struct power_domain	pwrdmn;
+
+	u32			port_num;
+	struct am65_cpsw_port	ports[AM65_CPSW_CPSWNU_MAX_PORTS];
+	u32			rflow_id_base;
+
+	struct mii_dev		*bus;
+	u32			bus_freq;
+
+	struct dma		dma_tx;
+	struct dma		dma_rx;
+	u32			rx_next;
+	u32			rx_pend;
+	bool			started;
+};
+
+struct am65_cpsw_priv {
+	struct udevice		*dev;
+	struct am65_cpsw_common	*cpsw_common;
+	u32			port_id;
+
+	struct phy_device	*phydev;
+	bool			has_phy;
+	ofnode			phy_node;
+	u32			phy_addr;
+};
+
+#ifdef PKTSIZE_ALIGN
+#define UDMA_RX_BUF_SIZE PKTSIZE_ALIGN
+#else
+#define UDMA_RX_BUF_SIZE ALIGN(1522, ARCH_DMA_MINALIGN)
+#endif
+
+#ifdef PKTBUFSRX
+#define UDMA_RX_DESC_NUM PKTBUFSRX
+#else
+#define UDMA_RX_DESC_NUM 4
+#endif
+
+#define mac_hi(mac)	(((mac)[0] << 0) | ((mac)[1] << 8) |    \
+			 ((mac)[2] << 16) | ((mac)[3] << 24))
+#define mac_lo(mac)	(((mac)[4] << 0) | ((mac)[5] << 8))
+
+static void am65_cpsw_set_sl_mac(struct am65_cpsw_port *slave,
+				 unsigned char *addr)
+{
+	writel(mac_hi(addr),
+	       slave->port_base + AM65_CPSW_PN_REG_SA_H);
+	writel(mac_lo(addr),
+	       slave->port_base + AM65_CPSW_PN_REG_SA_L);
+}
+
+int am65_cpsw_macsl_reset(struct am65_cpsw_port *slave)
+{
+	u32 i = 100;
+
+	/* Set the soft reset bit */
+	writel(AM65_CPSW_MACSL_RESET_REG_RESET,
+	       slave->macsl_base + AM65_CPSW_MACSL_RESET_REG);
+
+	while ((readl(slave->macsl_base + AM65_CPSW_MACSL_RESET_REG) &
+		AM65_CPSW_MACSL_RESET_REG_RESET) && i--)
+		cpu_relax();
+
+	/* Timeout on the reset */
+	return i;
+}
+
+static int am65_cpsw_macsl_wait_for_idle(struct am65_cpsw_port *slave)
+{
+	u32 i = 100;
+
+	while ((readl(slave->macsl_base + AM65_CPSW_MACSL_STATUS_REG) &
+		AM65_CPSW_MACSL_RESET_REG_IDLE_MASK) && i--)
+		cpu_relax();
+
+	return i;
+}
+
+static int am65_cpsw_update_link(struct am65_cpsw_priv *priv)
+{
+	struct am65_cpsw_common	*common = priv->cpsw_common;
+	struct am65_cpsw_port *port = &common->ports[priv->port_id];
+	struct phy_device *phy = priv->phydev;
+	u32 mac_control = 0;
+
+	if (phy->link) { /* link up */
+		mac_control = /*AM65_CPSW_MACSL_CTL_REG_LOOPBACK |*/
+			      AM65_CPSW_MACSL_CTL_REG_GMII_EN;
+		if (phy->speed == 1000)
+			mac_control |= AM65_CPSW_MACSL_CTL_REG_GIG;
+		if (phy->duplex == DUPLEX_FULL)
+			mac_control |= AM65_CPSW_MACSL_CTL_REG_FULL_DUPLEX;
+		if (phy->speed == 100)
+			mac_control |= AM65_CPSW_MACSL_CTL_REG_IFCTL_A;
+	}
+
+	if (mac_control == port->mac_control)
+		goto out;
+
+	if (mac_control) {
+		printf("link up on port %d, speed %d, %s duplex\n",
+		       priv->port_id, phy->speed,
+		       (phy->duplex == DUPLEX_FULL) ? "full" : "half");
+	} else {
+		printf("link down on port %d\n", priv->port_id);
+	}
+
+	writel(mac_control, port->macsl_base + AM65_CPSW_MACSL_CTL_REG);
+	port->mac_control = mac_control;
+
+out:
+	return phy->link;
+}
+
+#define AM65_GMII_SEL_MODE_MII		0
+#define AM65_GMII_SEL_MODE_RMII		1
+#define AM65_GMII_SEL_MODE_RGMII	2
+
+#define AM65_GMII_SEL_RGMII_IDMODE	BIT(4)
+
+static void am65_cpsw_gmii_sel_k3(struct am65_cpsw_priv *priv,
+				  phy_interface_t phy_mode, int slave)
+{
+	struct am65_cpsw_common	*common = priv->cpsw_common;
+	u32 reg;
+	u32 mode = 0;
+	bool rgmii_id = false;
+
+	reg = readl(common->gmii_sel);
+
+	dev_dbg(common->dev, "old gmii_sel: %08x\n", reg);
+
+	switch (phy_mode) {
+	case PHY_INTERFACE_MODE_RMII:
+		mode = AM65_GMII_SEL_MODE_RMII;
+		break;
+
+	case PHY_INTERFACE_MODE_RGMII:
+		mode = AM65_GMII_SEL_MODE_RGMII;
+		break;
+
+	case PHY_INTERFACE_MODE_RGMII_ID:
+	case PHY_INTERFACE_MODE_RGMII_RXID:
+	case PHY_INTERFACE_MODE_RGMII_TXID:
+		mode = AM65_GMII_SEL_MODE_RGMII;
+		rgmii_id = true;
+		break;
+
+	default:
+		dev_warn(common->dev,
+			 "Unsupported PHY mode: %u. Defaulting to MII.\n",
+			 phy_mode);
+		/* fallthrough */
+	case PHY_INTERFACE_MODE_MII:
+		mode = AM65_GMII_SEL_MODE_MII;
+		break;
+	};
+
+	if (rgmii_id)
+		mode |= AM65_GMII_SEL_RGMII_IDMODE;
+
+	reg = mode;
+	dev_dbg(common->dev, "gmii_sel PHY mode: %u, new gmii_sel: %08x\n",
+		phy_mode, reg);
+	writel(reg, common->gmii_sel);
+
+	reg = readl(common->gmii_sel);
+	if (reg != mode)
+		dev_err(common->dev,
+			"gmii_sel PHY mode NOT SET!: requested: %08x, gmii_sel: %08x\n",
+			mode, reg);
+}
+
+static int am65_cpsw_start(struct udevice *dev)
+{
+	struct eth_pdata *pdata = dev_get_platdata(dev);
+	struct am65_cpsw_priv *priv = dev_get_priv(dev);
+	struct am65_cpsw_common	*common = priv->cpsw_common;
+	struct am65_cpsw_port *port = &common->ports[priv->port_id];
+	struct am65_cpsw_port *port0 = &common->ports[0];
+	int ret, i;
+
+	ret = power_domain_on(&common->pwrdmn);
+	if (ret) {
+		dev_err(dev, "power_domain_on() failed %d\n", ret);
+		goto out;
+	}
+
+	ret = clk_enable(&common->fclk);
+	if (ret) {
+		dev_err(dev, "clk enabled failed %d\n", ret);
+		goto err_off_pwrdm;
+	}
+
+	common->rx_next = 0;
+	common->rx_pend = 0;
+	ret = dma_get_by_name(common->dev, "tx0", &common->dma_tx);
+	if (ret) {
+		dev_err(dev, "TX dma get failed %d\n", ret);
+		goto err_off_clk;
+	}
+	ret = dma_get_by_name(common->dev, "rx", &common->dma_rx);
+	if (ret) {
+		dev_err(dev, "RX dma get failed %d\n", ret);
+		goto err_free_tx;
+	}
+
+	for (i = 0; i < UDMA_RX_DESC_NUM; i++) {
+		ret = dma_prepare_rcv_buf(&common->dma_rx,
+					  net_rx_packets[i],
+					  UDMA_RX_BUF_SIZE);
+		if (ret) {
+			dev_err(dev, "RX dma add buf failed %d\n", ret);
+			goto err_free_tx;
+		}
+	}
+
+	ret = dma_enable(&common->dma_tx);
+	if (ret) {
+		dev_err(dev, "TX dma_enable failed %d\n", ret);
+		goto err_free_rx;
+	}
+	ret = dma_enable(&common->dma_rx);
+	if (ret) {
+		dev_err(dev, "RX dma_enable failed %d\n", ret);
+		goto err_dis_tx;
+	}
+
+	/* Control register */
+	writel(AM65_CPSW_CTL_REG_P0_ENABLE |
+	       AM65_CPSW_CTL_REG_P0_TX_CRC_REMOVE |
+	       AM65_CPSW_CTL_REG_P0_RX_PAD,
+	       common->cpsw_base + AM65_CPSW_CTL_REG);
+
+	/* disable priority elevation */
+	writel(0, common->cpsw_base + AM65_CPSW_PTYPE_REG);
+
+	/* enable statistics */
+	writel(BIT(0) | BIT(priv->port_id),
+	       common->cpsw_base + AM65_CPSW_STAT_PORT_EN_REG);
+
+	/* Port 0  length register */
+	writel(PKTSIZE_ALIGN, port0->port_base + AM65_CPSW_PN_RX_MAXLEN_REG);
+
+	/* set base flow_id */
+	writel(common->rflow_id_base,
+	       port0->port_base + AM65_CPSW_P0_FLOW_ID_REG);
+
+	/* Reset and enable the ALE */
+	writel(AM65_CPSW_ALE_CTL_REG_ENABLE | AM65_CPSW_ALE_CTL_REG_RESET_TBL |
+	       AM65_CPSW_ALE_CTL_REG_BYPASS,
+	       common->ale_base + AM65_CPSW_ALE_CTL_REG);
+
+	/* port 0 put into forward mode */
+	writel(AM65_CPSW_ALE_PN_CTL_REG_MODE_FORWARD,
+	       common->ale_base + AM65_CPSW_ALE_PN_CTL_REG(0));
+
+	/* PORT x configuration */
+
+	/* Port x Max length register */
+	writel(PKTSIZE_ALIGN, port->port_base + AM65_CPSW_PN_RX_MAXLEN_REG);
+
+	/* Port x set mac */
+	am65_cpsw_set_sl_mac(port, pdata->enetaddr);
+
+	/* Port x ALE: mac_only, Forwarding */
+	writel(AM65_CPSW_ALE_PN_CTL_REG_MAC_ONLY |
+	       AM65_CPSW_ALE_PN_CTL_REG_MODE_FORWARD,
+	       common->ale_base + AM65_CPSW_ALE_PN_CTL_REG(priv->port_id));
+
+	port->mac_control = 0;
+	if (!am65_cpsw_macsl_reset(port)) {
+		dev_err(dev, "mac_sl reset failed\n");
+		ret = -EFAULT;
+		goto err_dis_rx;
+	}
+
+	ret = phy_startup(priv->phydev);
+	if (ret) {
+		dev_err(dev, "phy_startup failed\n");
+		goto err_dis_rx;
+	}
+
+	ret = am65_cpsw_update_link(priv);
+	if (!ret) {
+		ret = -ENODEV;
+		goto err_phy_shutdown;
+	}
+
+	common->started = true;
+
+	return 0;
+
+err_phy_shutdown:
+	phy_shutdown(priv->phydev);
+err_dis_rx:
+	/* disable ports */
+	writel(0, common->ale_base + AM65_CPSW_ALE_PN_CTL_REG(priv->port_id));
+	writel(0, common->ale_base + AM65_CPSW_ALE_PN_CTL_REG(0));
+	if (!am65_cpsw_macsl_wait_for_idle(port))
+		dev_err(dev, "mac_sl idle timeout\n");
+	writel(0, port->macsl_base + AM65_CPSW_MACSL_CTL_REG);
+	writel(0, common->ale_base + AM65_CPSW_ALE_CTL_REG);
+	writel(0, common->cpsw_base + AM65_CPSW_CTL_REG);
+
+	dma_disable(&common->dma_rx);
+err_dis_tx:
+	dma_disable(&common->dma_tx);
+err_free_rx:
+	dma_free(&common->dma_rx);
+err_free_tx:
+	dma_free(&common->dma_tx);
+err_off_clk:
+	clk_disable(&common->fclk);
+err_off_pwrdm:
+	power_domain_off(&common->pwrdmn);
+out:
+	dev_err(dev, "%s end error\n", __func__);
+
+	return ret;
+}
+
+static int am65_cpsw_send(struct udevice *dev, void *packet, int length)
+{
+	struct am65_cpsw_priv *priv = dev_get_priv(dev);
+	struct am65_cpsw_common	*common = priv->cpsw_common;
+	struct ti_udma_drv_packet_data packet_data;
+	int ret;
+
+	packet_data.pkt_type = AM65_CPSW_CPPI_PKT_TYPE;
+	packet_data.dest_tag = priv->port_id;
+	ret = dma_send(&common->dma_tx, packet, length, &packet_data);
+	if (ret) {
+		dev_err(dev, "TX dma_send failed %d\n", ret);
+		return ret;
+	}
+
+	return 0;
+}
+
+static int am65_cpsw_recv(struct udevice *dev, int flags, uchar **packetp)
+{
+	struct am65_cpsw_priv *priv = dev_get_priv(dev);
+	struct am65_cpsw_common	*common = priv->cpsw_common;
+
+	/* try to receive a new packet */
+	return dma_receive(&common->dma_rx, (void **)packetp, NULL);
+}
+
+static int am65_cpsw_free_pkt(struct udevice *dev, uchar *packet, int length)
+{
+	struct am65_cpsw_priv *priv = dev_get_priv(dev);
+	struct am65_cpsw_common	*common = priv->cpsw_common;
+	int ret;
+
+	if (length > 0) {
+		u32 pkt = common->rx_next % UDMA_RX_DESC_NUM;
+
+		ret = dma_prepare_rcv_buf(&common->dma_rx,
+					  net_rx_packets[pkt],
+					  UDMA_RX_BUF_SIZE);
+		if (ret)
+			dev_err(dev, "RX dma free_pkt failed %d\n", ret);
+		common->rx_next++;
+	}
+
+	return 0;
+}
+
+static void am65_cpsw_stop(struct udevice *dev)
+{
+	struct am65_cpsw_priv *priv = dev_get_priv(dev);
+	struct am65_cpsw_common *common = priv->cpsw_common;
+	struct am65_cpsw_port *port = &common->ports[priv->port_id];
+
+	if (!common->started)
+		return;
+
+	phy_shutdown(priv->phydev);
+
+	writel(0, common->ale_base + AM65_CPSW_ALE_PN_CTL_REG(priv->port_id));
+	writel(0, common->ale_base + AM65_CPSW_ALE_PN_CTL_REG(0));
+	if (!am65_cpsw_macsl_wait_for_idle(port))
+		dev_err(dev, "mac_sl idle timeout\n");
+	writel(0, port->macsl_base + AM65_CPSW_MACSL_CTL_REG);
+	writel(0, common->ale_base + AM65_CPSW_ALE_CTL_REG);
+	writel(0, common->cpsw_base + AM65_CPSW_CTL_REG);
+
+	dma_disable(&common->dma_tx);
+	dma_free(&common->dma_tx);
+
+	dma_disable(&common->dma_rx);
+	dma_free(&common->dma_rx);
+
+	common->started = false;
+}
+
+static int am65_cpsw_read_rom_hwaddr(struct udevice *dev)
+{
+	struct am65_cpsw_priv *priv = dev_get_priv(dev);
+	struct am65_cpsw_common *common = priv->cpsw_common;
+	struct eth_pdata *pdata = dev_get_platdata(dev);
+	u32 mac_hi, mac_lo;
+
+	if (common->mac_efuse == FDT_ADDR_T_NONE)
+		return -1;
+
+	mac_lo = readl(common->mac_efuse);
+	mac_hi = readl(common->mac_efuse + 4);
+	pdata->enetaddr[0] = (mac_hi >> 8) & 0xff;
+	pdata->enetaddr[1] = mac_hi & 0xff;
+	pdata->enetaddr[2] = (mac_lo >> 24) & 0xff;
+	pdata->enetaddr[3] = (mac_lo >> 16) & 0xff;
+	pdata->enetaddr[4] = (mac_lo >> 8) & 0xff;
+	pdata->enetaddr[5] = mac_lo & 0xff;
+
+	return 0;
+}
+
+static const struct eth_ops am65_cpsw_ops = {
+	.start		= am65_cpsw_start,
+	.send		= am65_cpsw_send,
+	.recv		= am65_cpsw_recv,
+	.free_pkt	= am65_cpsw_free_pkt,
+	.stop		= am65_cpsw_stop,
+	.read_rom_hwaddr = am65_cpsw_read_rom_hwaddr,
+};
+
+static int am65_cpsw_mdio_init(struct udevice *dev)
+{
+	struct am65_cpsw_priv *priv = dev_get_priv(dev);
+	struct am65_cpsw_common	*cpsw_common = priv->cpsw_common;
+
+	if (!priv->has_phy || cpsw_common->bus)
+		return 0;
+
+	cpsw_common->bus = cpsw_mdio_init(dev->name,
+					  cpsw_common->mdio_base,
+					  cpsw_common->bus_freq,
+					  clk_get_rate(&cpsw_common->fclk));
+	if (!cpsw_common->bus)
+		return -EFAULT;
+
+	return 0;
+}
+
+static int am65_cpsw_phy_init(struct udevice *dev)
+{
+	struct am65_cpsw_priv *priv = dev_get_priv(dev);
+	struct am65_cpsw_common *cpsw_common = priv->cpsw_common;
+	struct eth_pdata *pdata = dev_get_platdata(dev);
+	struct phy_device *phydev;
+	u32 supported = PHY_GBIT_FEATURES;
+	int ret;
+
+	phydev = phy_connect(cpsw_common->bus,
+			     priv->phy_addr,
+			     priv->dev,
+			     pdata->phy_interface);
+
+	if (!phydev) {
+		dev_err(dev, "phy_connect() failed\n");
+		return -ENODEV;
+	}
+
+	phydev->supported &= supported;
+	if (pdata->max_speed) {
+		ret = phy_set_supported(phydev, pdata->max_speed);
+		if (ret)
+			return ret;
+	}
+	phydev->advertising = phydev->supported;
+
+#ifdef CONFIG_DM_ETH
+	if (ofnode_valid(priv->phy_node))
+		phydev->node = priv->phy_node;
+#endif
+
+	priv->phydev = phydev;
+	ret = phy_config(phydev);
+	if (ret < 0)
+		pr_err("phy_config() failed: %d", ret);
+
+	return ret;
+}
+
+static int am65_cpsw_ofdata_parse_phy(struct udevice *dev, ofnode port_np)
+{
+	struct eth_pdata *pdata = dev_get_platdata(dev);
+	struct am65_cpsw_priv *priv = dev_get_priv(dev);
+	struct ofnode_phandle_args out_args;
+	const char *phy_mode;
+	int ret = 0;
+
+	phy_mode = ofnode_read_string(port_np, "phy-mode");
+	if (phy_mode) {
+		pdata->phy_interface =
+				phy_get_interface_by_name(phy_mode);
+		if (pdata->phy_interface == -1) {
+			dev_err(dev, "Invalid PHY mode '%s', port %u\n",
+				phy_mode, priv->port_id);
+			ret = -EINVAL;
+			goto out;
+		}
+	}
+
+	ofnode_read_u32(port_np, "max-speed", (u32 *)&pdata->max_speed);
+	if (pdata->max_speed)
+		dev_err(dev, "Port %u speed froced to %uMbit\n",
+			priv->port_id, pdata->max_speed);
+
+	priv->has_phy  = true;
+	ret = ofnode_parse_phandle_with_args(port_np, "phy-handle",
+					     NULL, 0, 0, &out_args);
+	if (ret) {
+		dev_err(dev, "can't parse phy-handle port %u (%d)\n",
+			priv->port_id, ret);
+		priv->has_phy  = false;
+		ret = 0;
+	}
+
+	priv->phy_node = out_args.node;
+	if (priv->has_phy) {
+		ret = ofnode_read_u32(priv->phy_node, "reg", &priv->phy_addr);
+		if (ret) {
+			dev_err(dev, "failed to get phy_addr port %u (%d)\n",
+				priv->port_id, ret);
+			goto out;
+		}
+	}
+
+out:
+	return ret;
+}
+
+static int am65_cpsw_probe_cpsw(struct udevice *dev)
+{
+	struct am65_cpsw_priv *priv = dev_get_priv(dev);
+	struct eth_pdata *pdata = dev_get_platdata(dev);
+	struct am65_cpsw_common *cpsw_common;
+	ofnode ports_np, node;
+	int ret, i;
+
+	priv->dev = dev;
+
+	cpsw_common = calloc(1, sizeof(*priv->cpsw_common));
+	if (!cpsw_common)
+		return -ENOMEM;
+	priv->cpsw_common = cpsw_common;
+
+	cpsw_common->dev = dev;
+	cpsw_common->ss_base = dev_read_addr(dev);
+	if (cpsw_common->ss_base == FDT_ADDR_T_NONE)
+		return -EINVAL;
+	cpsw_common->mac_efuse = devfdt_get_addr_name(dev, "mac_efuse");
+	/* no err check - optional */
+
+	ret = power_domain_get_by_index(dev, &cpsw_common->pwrdmn, 0);
+	if (ret) {
+		dev_err(dev, "failed to get pwrdmn: %d\n", ret);
+		return ret;
+	}
+
+	ret = clk_get_by_name(dev, "fck", &cpsw_common->fclk);
+	if (ret) {
+		power_domain_free(&cpsw_common->pwrdmn);
+		dev_err(dev, "failed to get clock %d\n", ret);
+		return ret;
+	}
+
+	cpsw_common->cpsw_base = cpsw_common->ss_base + AM65_CPSW_CPSW_NU_BASE;
+	cpsw_common->ale_base = cpsw_common->cpsw_base +
+				AM65_CPSW_CPSW_NU_ALE_BASE;
+	cpsw_common->mdio_base = cpsw_common->ss_base + AM65_CPSW_MDIO_BASE;
+
+	cpsw_common->rflow_id_base = 0;
+	cpsw_common->rflow_id_base =
+			dev_read_u32_default(dev, "ti,rx-flow-id-base",
+					     cpsw_common->rflow_id_base);
+
+	ports_np = dev_read_subnode(dev, "ports");
+	if (!ofnode_valid(ports_np)) {
+		ret = -ENOENT;
+		goto out;
+	}
+
+	ofnode_for_each_subnode(node, ports_np) {
+		const char *node_name;
+		u32 port_id;
+		bool disabled;
+
+		node_name = ofnode_get_name(node);
+
+		disabled = !ofnode_is_available(node);
+
+		ret = ofnode_read_u32(node, "reg", &port_id);
+		if (ret) {
+			dev_err(dev, "%s: failed to get port_id (%d)\n",
+				node_name, ret);
+			goto out;
+		}
+
+		if (port_id >= AM65_CPSW_CPSWNU_MAX_PORTS) {
+			dev_err(dev, "%s: invalid port_id (%d)\n",
+				node_name, port_id);
+			ret = -EINVAL;
+			goto out;
+		}
+		cpsw_common->port_num++;
+
+		if (!port_id)
+			continue;
+
+		priv->port_id = port_id;
+		cpsw_common->ports[port_id].disabled = disabled;
+		if (disabled)
+			continue;
+
+		ret = am65_cpsw_ofdata_parse_phy(dev, node);
+		if (ret)
+			goto out;
+	}
+
+	for (i = 0; i < AM65_CPSW_CPSWNU_MAX_PORTS; i++) {
+		struct am65_cpsw_port *port = &cpsw_common->ports[i];
+
+		port->port_base = cpsw_common->cpsw_base +
+				  AM65_CPSW_CPSW_NU_PORTS_OFFSET +
+				  (i * AM65_CPSW_CPSW_NU_PORTS_OFFSET);
+		port->macsl_base = port->port_base +
+				   AM65_CPSW_CPSW_NU_PORT_MACSL_OFFSET;
+	}
+
+	node = dev_read_subnode(dev, "cpsw-phy-sel");
+	if (!ofnode_valid(node)) {
+		dev_err(dev, "can't find cpsw-phy-se\n");
+		ret = -ENOENT;
+		goto out;
+	}
+
+	cpsw_common->gmii_sel = ofnode_get_addr(node);
+	if (cpsw_common->gmii_sel == FDT_ADDR_T_NONE) {
+		dev_err(dev, "failed to get gmii_sel base\n");
+		goto out;
+	}
+
+	node = dev_read_subnode(dev, "mdio");
+	if (!ofnode_valid(node)) {
+		dev_err(dev, "can't find mdio\n");
+		ret = -ENOENT;
+		goto out;
+	}
+
+	cpsw_common->bus_freq =
+			dev_read_u32_default(dev, "bus_freq",
+					     AM65_CPSW_MDIO_BUS_FREQ_DEF);
+
+	am65_cpsw_gmii_sel_k3(priv, pdata->phy_interface, priv->port_id);
+
+	ret = am65_cpsw_mdio_init(dev);
+	if (ret)
+		goto out;
+
+	ret = am65_cpsw_phy_init(dev);
+	if (ret)
+		goto out;
+
+	dev_info(dev, "K3 CPSW: nuss_ver: 0x%08X cpsw_ver: 0x%08X ale_ver: 0x%08X Ports:%u rflow_id_base:%u mdio_freq:%u\n",
+		 readl(cpsw_common->ss_base),
+		 readl(cpsw_common->cpsw_base),
+		 readl(cpsw_common->ale_base),
+		 cpsw_common->port_num,
+		 cpsw_common->rflow_id_base,
+		 cpsw_common->bus_freq);
+
+out:
+	clk_free(&cpsw_common->fclk);
+	power_domain_free(&cpsw_common->pwrdmn);
+	return ret;
+}
+
+static const struct udevice_id am65_cpsw_nuss_ids[] = {
+	{ .compatible = "ti,am654-cpsw-nuss" },
+	{ }
+};
+
+U_BOOT_DRIVER(am65_cpsw_nuss_slave) = {
+	.name	= "am65_cpsw_nuss_slave",
+	.id	= UCLASS_ETH,
+	.of_match = am65_cpsw_nuss_ids,
+	.probe	= am65_cpsw_probe_cpsw,
+	.ops	= &am65_cpsw_ops,
+	.priv_auto_alloc_size = sizeof(struct am65_cpsw_priv),
+	.platdata_auto_alloc_size = sizeof(struct eth_pdata),
+	.flags = DM_FLAG_ALLOC_PRIV_DMA,
+};
-- 
2.17.1

[U-Boot] [PATCH v2 2/5] net: ethernet: ti: Introduce am654 gigabit eth switch subsystem driver

[Keerthy]

On 04/02/19 9:34 AM, Keerthy wrote:
> Add new driver for the TI AM65x SoC Gigabit Ethernet Switch subsystem (CPSW
> NUSS). It has two ports and provides Ethernet packet communication for the
> device and can be configured as an Ethernet switch. CPSW NUSS features: the
> Reduced Gigabit Media Independent Interface (RGMII), Reduced Media
> Independent Interface (RMII), and the Management Data Input/Output (MDIO)
> interface for physical layer device (PHY) management. The TI AM65x SoC has
> integrated two-port Gigabit Ethernet Switch subsystem into device MCU
> domain named MCU_CPSW0. One Ethernet port (port 1) with selectable RGMII
> and RMII interfaces and an internal Communications Port Programming
> Interface (CPPI) port (Host port 0).
> 
> Host Port 0 CPPI Packet Streaming Interface interface supports 8 TX
> channels and on RX channels operating by TI am654 NAVSS Unified DMA
> Peripheral Root Complex (UDMA-P) controller.

Ouch Ignore this patch. I will send a v3 with Author corrected.

> 
> Signed-off-by: Grygorii Strashko <grygorii.strashko@ti.com>
> Signed-off-by: Keerthy <j-keerthy@ti.com>
> ---
> 
> Changes in v2:
> 
>   * Removed the debug macros and replaced them with pr_err where
>     necessory
> 
>  drivers/net/ti/Kconfig          |   8 +
>  drivers/net/ti/Makefile         |   1 +
>  drivers/net/ti/am65-cpsw-nuss.c | 794 ++++++++++++++++++++++++++++++++
>  3 files changed, 803 insertions(+)
>  create mode 100644 drivers/net/ti/am65-cpsw-nuss.c
> 
> diff --git a/drivers/net/ti/Kconfig b/drivers/net/ti/Kconfig
> index 82bc9f5d03..ecf642de10 100644
> --- a/drivers/net/ti/Kconfig
> +++ b/drivers/net/ti/Kconfig
> @@ -18,3 +18,11 @@ config DRIVER_TI_KEYSTONE_NET
>  	bool "TI Keystone 2 Ethernet"
>  	help
>  	   This driver supports the TI Keystone 2 Ethernet subsystem
> +
> +config TI_AM65_CPSW_NUSS
> +	bool "TI K3 AM65x MCU CPSW Nuss Ethernet controller driver"
> +	depends on ARCH_K3
> +	select PHYLIB
> +	help
> +	  This driver supports TI K3 MCU CPSW Nuss Ethernet controller
> +	  in Texas Instruments K3 AM65x SoCs.
> diff --git a/drivers/net/ti/Makefile b/drivers/net/ti/Makefile
> index ee3e4eb5d6..8d3808bb4b 100644
> --- a/drivers/net/ti/Makefile
> +++ b/drivers/net/ti/Makefile
> @@ -5,3 +5,4 @@
>  obj-$(CONFIG_DRIVER_TI_CPSW) += cpsw.o cpsw-common.o cpsw_mdio.o
>  obj-$(CONFIG_DRIVER_TI_EMAC) += davinci_emac.o
>  obj-$(CONFIG_DRIVER_TI_KEYSTONE_NET) += keystone_net.o cpsw_mdio.o
> +obj-$(CONFIG_TI_AM65_CPSW_NUSS) += am65-cpsw-nuss.o cpsw_mdio.o
> diff --git a/drivers/net/ti/am65-cpsw-nuss.c b/drivers/net/ti/am65-cpsw-nuss.c
> new file mode 100644
> index 0000000000..658cc34033
> --- /dev/null
> +++ b/drivers/net/ti/am65-cpsw-nuss.c
> @@ -0,0 +1,794 @@
> +// SPDX-License-Identifier: GPL-2.0+
> +/*
> + * Texas Instruments K3 AM65 Ethernet Switch SubSystem Driver
> + *
> + * Copyright (C) 2019, Texas Instruments, Incorporated
> + *
> + */
> +
> +#include <common.h>
> +#include <asm/io.h>
> +#include <asm/processor.h>
> +#include <clk.h>
> +#include <dm.h>
> +#include <dm/lists.h>
> +#include <dma-uclass.h>
> +#include <dm/of_access.h>
> +#include <miiphy.h>
> +#include <net.h>
> +#include <phy.h>
> +#include <power-domain.h>
> +#include <linux/soc/ti/ti-udma.h>
> +
> +#include "cpsw_mdio.h"
> +
> +#define AM65_CPSW_CPSWNU_MAX_PORTS 2
> +
> +#define AM65_CPSW_SS_BASE		0x0
> +#define AM65_CPSW_SGMII_BASE	0x100
> +#define AM65_CPSW_MDIO_BASE	0xf00
> +#define AM65_CPSW_XGMII_BASE	0x2100
> +#define AM65_CPSW_CPSW_NU_BASE	0x20000
> +#define AM65_CPSW_CPSW_NU_ALE_BASE 0x1e000
> +
> +#define AM65_CPSW_CPSW_NU_PORTS_OFFSET	0x1000
> +#define AM65_CPSW_CPSW_NU_PORT_MACSL_OFFSET	0x330
> +
> +#define AM65_CPSW_MDIO_BUS_FREQ_DEF 1000000
> +
> +#define AM65_CPSW_CTL_REG			0x4
> +#define AM65_CPSW_STAT_PORT_EN_REG	0x14
> +#define AM65_CPSW_PTYPE_REG		0x18
> +
> +#define AM65_CPSW_CTL_REG_P0_ENABLE			BIT(2)
> +#define AM65_CPSW_CTL_REG_P0_TX_CRC_REMOVE		BIT(13)
> +#define AM65_CPSW_CTL_REG_P0_RX_PAD			BIT(14)
> +
> +#define AM65_CPSW_P0_FLOW_ID_REG			0x8
> +#define AM65_CPSW_PN_RX_MAXLEN_REG		0x24
> +#define AM65_CPSW_PN_REG_SA_L			0x308
> +#define AM65_CPSW_PN_REG_SA_H			0x30c
> +
> +#define AM65_CPSW_ALE_CTL_REG			0x8
> +#define AM65_CPSW_ALE_CTL_REG_ENABLE		BIT(31)
> +#define AM65_CPSW_ALE_CTL_REG_RESET_TBL		BIT(30)
> +#define AM65_CPSW_ALE_CTL_REG_BYPASS		BIT(4)
> +#define AM65_CPSW_ALE_PN_CTL_REG(x)		(0x40 + (x) * 4)
> +#define AM65_CPSW_ALE_PN_CTL_REG_MODE_FORWARD	0x3
> +#define AM65_CPSW_ALE_PN_CTL_REG_MAC_ONLY	BIT(11)
> +
> +#define AM65_CPSW_MACSL_CTL_REG			0x0
> +#define AM65_CPSW_MACSL_CTL_REG_IFCTL_A		BIT(15)
> +#define AM65_CPSW_MACSL_CTL_REG_GIG		BIT(7)
> +#define AM65_CPSW_MACSL_CTL_REG_GMII_EN		BIT(5)
> +#define AM65_CPSW_MACSL_CTL_REG_LOOPBACK	BIT(1)
> +#define AM65_CPSW_MACSL_CTL_REG_FULL_DUPLEX	BIT(0)
> +#define AM65_CPSW_MACSL_RESET_REG		0x8
> +#define AM65_CPSW_MACSL_RESET_REG_RESET		BIT(0)
> +#define AM65_CPSW_MACSL_STATUS_REG		0x4
> +#define AM65_CPSW_MACSL_RESET_REG_PN_IDLE	BIT(31)
> +#define AM65_CPSW_MACSL_RESET_REG_PN_E_IDLE	BIT(30)
> +#define AM65_CPSW_MACSL_RESET_REG_PN_P_IDLE	BIT(29)
> +#define AM65_CPSW_MACSL_RESET_REG_PN_TX_IDLE	BIT(28)
> +#define AM65_CPSW_MACSL_RESET_REG_IDLE_MASK \
> +	(AM65_CPSW_MACSL_RESET_REG_PN_IDLE | \
> +	 AM65_CPSW_MACSL_RESET_REG_PN_E_IDLE | \
> +	 AM65_CPSW_MACSL_RESET_REG_PN_P_IDLE | \
> +	 AM65_CPSW_MACSL_RESET_REG_PN_TX_IDLE)
> +
> +#define AM65_CPSW_CPPI_PKT_TYPE			0x7
> +
> +struct am65_cpsw_port {
> +	fdt_addr_t	port_base;
> +	fdt_addr_t	macsl_base;
> +	bool		disabled;
> +	u32		mac_control;
> +};
> +
> +struct am65_cpsw_common {
> +	struct udevice		*dev;
> +	fdt_addr_t		ss_base;
> +	fdt_addr_t		cpsw_base;
> +	fdt_addr_t		mdio_base;
> +	fdt_addr_t		ale_base;
> +	fdt_addr_t		gmii_sel;
> +	fdt_addr_t		mac_efuse;
> +
> +	struct clk		fclk;
> +	struct power_domain	pwrdmn;
> +
> +	u32			port_num;
> +	struct am65_cpsw_port	ports[AM65_CPSW_CPSWNU_MAX_PORTS];
> +	u32			rflow_id_base;
> +
> +	struct mii_dev		*bus;
> +	u32			bus_freq;
> +
> +	struct dma		dma_tx;
> +	struct dma		dma_rx;
> +	u32			rx_next;
> +	u32			rx_pend;
> +	bool			started;
> +};
> +
> +struct am65_cpsw_priv {
> +	struct udevice		*dev;
> +	struct am65_cpsw_common	*cpsw_common;
> +	u32			port_id;
> +
> +	struct phy_device	*phydev;
> +	bool			has_phy;
> +	ofnode			phy_node;
> +	u32			phy_addr;
> +};
> +
> +#ifdef PKTSIZE_ALIGN
> +#define UDMA_RX_BUF_SIZE PKTSIZE_ALIGN
> +#else
> +#define UDMA_RX_BUF_SIZE ALIGN(1522, ARCH_DMA_MINALIGN)
> +#endif
> +
> +#ifdef PKTBUFSRX
> +#define UDMA_RX_DESC_NUM PKTBUFSRX
> +#else
> +#define UDMA_RX_DESC_NUM 4
> +#endif
> +
> +#define mac_hi(mac)	(((mac)[0] << 0) | ((mac)[1] << 8) |    \
> +			 ((mac)[2] << 16) | ((mac)[3] << 24))
> +#define mac_lo(mac)	(((mac)[4] << 0) | ((mac)[5] << 8))
> +
> +static void am65_cpsw_set_sl_mac(struct am65_cpsw_port *slave,
> +				 unsigned char *addr)
> +{
> +	writel(mac_hi(addr),
> +	       slave->port_base + AM65_CPSW_PN_REG_SA_H);
> +	writel(mac_lo(addr),
> +	       slave->port_base + AM65_CPSW_PN_REG_SA_L);
> +}
> +
> +int am65_cpsw_macsl_reset(struct am65_cpsw_port *slave)
> +{
> +	u32 i = 100;
> +
> +	/* Set the soft reset bit */
> +	writel(AM65_CPSW_MACSL_RESET_REG_RESET,
> +	       slave->macsl_base + AM65_CPSW_MACSL_RESET_REG);
> +
> +	while ((readl(slave->macsl_base + AM65_CPSW_MACSL_RESET_REG) &
> +		AM65_CPSW_MACSL_RESET_REG_RESET) && i--)
> +		cpu_relax();
> +
> +	/* Timeout on the reset */
> +	return i;
> +}
> +
> +static int am65_cpsw_macsl_wait_for_idle(struct am65_cpsw_port *slave)
> +{
> +	u32 i = 100;
> +
> +	while ((readl(slave->macsl_base + AM65_CPSW_MACSL_STATUS_REG) &
> +		AM65_CPSW_MACSL_RESET_REG_IDLE_MASK) && i--)
> +		cpu_relax();
> +
> +	return i;
> +}
> +
> +static int am65_cpsw_update_link(struct am65_cpsw_priv *priv)
> +{
> +	struct am65_cpsw_common	*common = priv->cpsw_common;
> +	struct am65_cpsw_port *port = &common->ports[priv->port_id];
> +	struct phy_device *phy = priv->phydev;
> +	u32 mac_control = 0;
> +
> +	if (phy->link) { /* link up */
> +		mac_control = /*AM65_CPSW_MACSL_CTL_REG_LOOPBACK |*/
> +			      AM65_CPSW_MACSL_CTL_REG_GMII_EN;
> +		if (phy->speed == 1000)
> +			mac_control |= AM65_CPSW_MACSL_CTL_REG_GIG;
> +		if (phy->duplex == DUPLEX_FULL)
> +			mac_control |= AM65_CPSW_MACSL_CTL_REG_FULL_DUPLEX;
> +		if (phy->speed == 100)
> +			mac_control |= AM65_CPSW_MACSL_CTL_REG_IFCTL_A;
> +	}
> +
> +	if (mac_control == port->mac_control)
> +		goto out;
> +
> +	if (mac_control) {
> +		printf("link up on port %d, speed %d, %s duplex\n",
> +		       priv->port_id, phy->speed,
> +		       (phy->duplex == DUPLEX_FULL) ? "full" : "half");
> +	} else {
> +		printf("link down on port %d\n", priv->port_id);
> +	}
> +
> +	writel(mac_control, port->macsl_base + AM65_CPSW_MACSL_CTL_REG);
> +	port->mac_control = mac_control;
> +
> +out:
> +	return phy->link;
> +}
> +
> +#define AM65_GMII_SEL_MODE_MII		0
> +#define AM65_GMII_SEL_MODE_RMII		1
> +#define AM65_GMII_SEL_MODE_RGMII	2
> +
> +#define AM65_GMII_SEL_RGMII_IDMODE	BIT(4)
> +
> +static void am65_cpsw_gmii_sel_k3(struct am65_cpsw_priv *priv,
> +				  phy_interface_t phy_mode, int slave)
> +{
> +	struct am65_cpsw_common	*common = priv->cpsw_common;
> +	u32 reg;
> +	u32 mode = 0;
> +	bool rgmii_id = false;
> +
> +	reg = readl(common->gmii_sel);
> +
> +	dev_dbg(common->dev, "old gmii_sel: %08x\n", reg);
> +
> +	switch (phy_mode) {
> +	case PHY_INTERFACE_MODE_RMII:
> +		mode = AM65_GMII_SEL_MODE_RMII;
> +		break;
> +
> +	case PHY_INTERFACE_MODE_RGMII:
> +		mode = AM65_GMII_SEL_MODE_RGMII;
> +		break;
> +
> +	case PHY_INTERFACE_MODE_RGMII_ID:
> +	case PHY_INTERFACE_MODE_RGMII_RXID:
> +	case PHY_INTERFACE_MODE_RGMII_TXID:
> +		mode = AM65_GMII_SEL_MODE_RGMII;
> +		rgmii_id = true;
> +		break;
> +
> +	default:
> +		dev_warn(common->dev,
> +			 "Unsupported PHY mode: %u. Defaulting to MII.\n",
> +			 phy_mode);
> +		/* fallthrough */
> +	case PHY_INTERFACE_MODE_MII:
> +		mode = AM65_GMII_SEL_MODE_MII;
> +		break;
> +	};
> +
> +	if (rgmii_id)
> +		mode |= AM65_GMII_SEL_RGMII_IDMODE;
> +
> +	reg = mode;
> +	dev_dbg(common->dev, "gmii_sel PHY mode: %u, new gmii_sel: %08x\n",
> +		phy_mode, reg);
> +	writel(reg, common->gmii_sel);
> +
> +	reg = readl(common->gmii_sel);
> +	if (reg != mode)
> +		dev_err(common->dev,
> +			"gmii_sel PHY mode NOT SET!: requested: %08x, gmii_sel: %08x\n",
> +			mode, reg);
> +}
> +
> +static int am65_cpsw_start(struct udevice *dev)
> +{
> +	struct eth_pdata *pdata = dev_get_platdata(dev);
> +	struct am65_cpsw_priv *priv = dev_get_priv(dev);
> +	struct am65_cpsw_common	*common = priv->cpsw_common;
> +	struct am65_cpsw_port *port = &common->ports[priv->port_id];
> +	struct am65_cpsw_port *port0 = &common->ports[0];
> +	int ret, i;
> +
> +	ret = power_domain_on(&common->pwrdmn);
> +	if (ret) {
> +		dev_err(dev, "power_domain_on() failed %d\n", ret);
> +		goto out;
> +	}
> +
> +	ret = clk_enable(&common->fclk);
> +	if (ret) {
> +		dev_err(dev, "clk enabled failed %d\n", ret);
> +		goto err_off_pwrdm;
> +	}
> +
> +	common->rx_next = 0;
> +	common->rx_pend = 0;
> +	ret = dma_get_by_name(common->dev, "tx0", &common->dma_tx);
> +	if (ret) {
> +		dev_err(dev, "TX dma get failed %d\n", ret);
> +		goto err_off_clk;
> +	}
> +	ret = dma_get_by_name(common->dev, "rx", &common->dma_rx);
> +	if (ret) {
> +		dev_err(dev, "RX dma get failed %d\n", ret);
> +		goto err_free_tx;
> +	}
> +
> +	for (i = 0; i < UDMA_RX_DESC_NUM; i++) {
> +		ret = dma_prepare_rcv_buf(&common->dma_rx,
> +					  net_rx_packets[i],
> +					  UDMA_RX_BUF_SIZE);
> +		if (ret) {
> +			dev_err(dev, "RX dma add buf failed %d\n", ret);
> +			goto err_free_tx;
> +		}
> +	}
> +
> +	ret = dma_enable(&common->dma_tx);
> +	if (ret) {
> +		dev_err(dev, "TX dma_enable failed %d\n", ret);
> +		goto err_free_rx;
> +	}
> +	ret = dma_enable(&common->dma_rx);
> +	if (ret) {
> +		dev_err(dev, "RX dma_enable failed %d\n", ret);
> +		goto err_dis_tx;
> +	}
> +
> +	/* Control register */
> +	writel(AM65_CPSW_CTL_REG_P0_ENABLE |
> +	       AM65_CPSW_CTL_REG_P0_TX_CRC_REMOVE |
> +	       AM65_CPSW_CTL_REG_P0_RX_PAD,
> +	       common->cpsw_base + AM65_CPSW_CTL_REG);
> +
> +	/* disable priority elevation */
> +	writel(0, common->cpsw_base + AM65_CPSW_PTYPE_REG);
> +
> +	/* enable statistics */
> +	writel(BIT(0) | BIT(priv->port_id),
> +	       common->cpsw_base + AM65_CPSW_STAT_PORT_EN_REG);
> +
> +	/* Port 0  length register */
> +	writel(PKTSIZE_ALIGN, port0->port_base + AM65_CPSW_PN_RX_MAXLEN_REG);
> +
> +	/* set base flow_id */
> +	writel(common->rflow_id_base,
> +	       port0->port_base + AM65_CPSW_P0_FLOW_ID_REG);
> +
> +	/* Reset and enable the ALE */
> +	writel(AM65_CPSW_ALE_CTL_REG_ENABLE | AM65_CPSW_ALE_CTL_REG_RESET_TBL |
> +	       AM65_CPSW_ALE_CTL_REG_BYPASS,
> +	       common->ale_base + AM65_CPSW_ALE_CTL_REG);
> +
> +	/* port 0 put into forward mode */
> +	writel(AM65_CPSW_ALE_PN_CTL_REG_MODE_FORWARD,
> +	       common->ale_base + AM65_CPSW_ALE_PN_CTL_REG(0));
> +
> +	/* PORT x configuration */
> +
> +	/* Port x Max length register */
> +	writel(PKTSIZE_ALIGN, port->port_base + AM65_CPSW_PN_RX_MAXLEN_REG);
> +
> +	/* Port x set mac */
> +	am65_cpsw_set_sl_mac(port, pdata->enetaddr);
> +
> +	/* Port x ALE: mac_only, Forwarding */
> +	writel(AM65_CPSW_ALE_PN_CTL_REG_MAC_ONLY |
> +	       AM65_CPSW_ALE_PN_CTL_REG_MODE_FORWARD,
> +	       common->ale_base + AM65_CPSW_ALE_PN_CTL_REG(priv->port_id));
> +
> +	port->mac_control = 0;
> +	if (!am65_cpsw_macsl_reset(port)) {
> +		dev_err(dev, "mac_sl reset failed\n");
> +		ret = -EFAULT;
> +		goto err_dis_rx;
> +	}
> +
> +	ret = phy_startup(priv->phydev);
> +	if (ret) {
> +		dev_err(dev, "phy_startup failed\n");
> +		goto err_dis_rx;
> +	}
> +
> +	ret = am65_cpsw_update_link(priv);
> +	if (!ret) {
> +		ret = -ENODEV;
> +		goto err_phy_shutdown;
> +	}
> +
> +	common->started = true;
> +
> +	return 0;
> +
> +err_phy_shutdown:
> +	phy_shutdown(priv->phydev);
> +err_dis_rx:
> +	/* disable ports */
> +	writel(0, common->ale_base + AM65_CPSW_ALE_PN_CTL_REG(priv->port_id));
> +	writel(0, common->ale_base + AM65_CPSW_ALE_PN_CTL_REG(0));
> +	if (!am65_cpsw_macsl_wait_for_idle(port))
> +		dev_err(dev, "mac_sl idle timeout\n");
> +	writel(0, port->macsl_base + AM65_CPSW_MACSL_CTL_REG);
> +	writel(0, common->ale_base + AM65_CPSW_ALE_CTL_REG);
> +	writel(0, common->cpsw_base + AM65_CPSW_CTL_REG);
> +
> +	dma_disable(&common->dma_rx);
> +err_dis_tx:
> +	dma_disable(&common->dma_tx);
> +err_free_rx:
> +	dma_free(&common->dma_rx);
> +err_free_tx:
> +	dma_free(&common->dma_tx);
> +err_off_clk:
> +	clk_disable(&common->fclk);
> +err_off_pwrdm:
> +	power_domain_off(&common->pwrdmn);
> +out:
> +	dev_err(dev, "%s end error\n", __func__);
> +
> +	return ret;
> +}
> +
> +static int am65_cpsw_send(struct udevice *dev, void *packet, int length)
> +{
> +	struct am65_cpsw_priv *priv = dev_get_priv(dev);
> +	struct am65_cpsw_common	*common = priv->cpsw_common;
> +	struct ti_udma_drv_packet_data packet_data;
> +	int ret;
> +
> +	packet_data.pkt_type = AM65_CPSW_CPPI_PKT_TYPE;
> +	packet_data.dest_tag = priv->port_id;
> +	ret = dma_send(&common->dma_tx, packet, length, &packet_data);
> +	if (ret) {
> +		dev_err(dev, "TX dma_send failed %d\n", ret);
> +		return ret;
> +	}
> +
> +	return 0;
> +}
> +
> +static int am65_cpsw_recv(struct udevice *dev, int flags, uchar **packetp)
> +{
> +	struct am65_cpsw_priv *priv = dev_get_priv(dev);
> +	struct am65_cpsw_common	*common = priv->cpsw_common;
> +
> +	/* try to receive a new packet */
> +	return dma_receive(&common->dma_rx, (void **)packetp, NULL);
> +}
> +
> +static int am65_cpsw_free_pkt(struct udevice *dev, uchar *packet, int length)
> +{
> +	struct am65_cpsw_priv *priv = dev_get_priv(dev);
> +	struct am65_cpsw_common	*common = priv->cpsw_common;
> +	int ret;
> +
> +	if (length > 0) {
> +		u32 pkt = common->rx_next % UDMA_RX_DESC_NUM;
> +
> +		ret = dma_prepare_rcv_buf(&common->dma_rx,
> +					  net_rx_packets[pkt],
> +					  UDMA_RX_BUF_SIZE);
> +		if (ret)
> +			dev_err(dev, "RX dma free_pkt failed %d\n", ret);
> +		common->rx_next++;
> +	}
> +
> +	return 0;
> +}
> +
> +static void am65_cpsw_stop(struct udevice *dev)
> +{
> +	struct am65_cpsw_priv *priv = dev_get_priv(dev);
> +	struct am65_cpsw_common *common = priv->cpsw_common;
> +	struct am65_cpsw_port *port = &common->ports[priv->port_id];
> +
> +	if (!common->started)
> +		return;
> +
> +	phy_shutdown(priv->phydev);
> +
> +	writel(0, common->ale_base + AM65_CPSW_ALE_PN_CTL_REG(priv->port_id));
> +	writel(0, common->ale_base + AM65_CPSW_ALE_PN_CTL_REG(0));
> +	if (!am65_cpsw_macsl_wait_for_idle(port))
> +		dev_err(dev, "mac_sl idle timeout\n");
> +	writel(0, port->macsl_base + AM65_CPSW_MACSL_CTL_REG);
> +	writel(0, common->ale_base + AM65_CPSW_ALE_CTL_REG);
> +	writel(0, common->cpsw_base + AM65_CPSW_CTL_REG);
> +
> +	dma_disable(&common->dma_tx);
> +	dma_free(&common->dma_tx);
> +
> +	dma_disable(&common->dma_rx);
> +	dma_free(&common->dma_rx);
> +
> +	common->started = false;
> +}
> +
> +static int am65_cpsw_read_rom_hwaddr(struct udevice *dev)
> +{
> +	struct am65_cpsw_priv *priv = dev_get_priv(dev);
> +	struct am65_cpsw_common *common = priv->cpsw_common;
> +	struct eth_pdata *pdata = dev_get_platdata(dev);
> +	u32 mac_hi, mac_lo;
> +
> +	if (common->mac_efuse == FDT_ADDR_T_NONE)
> +		return -1;
> +
> +	mac_lo = readl(common->mac_efuse);
> +	mac_hi = readl(common->mac_efuse + 4);
> +	pdata->enetaddr[0] = (mac_hi >> 8) & 0xff;
> +	pdata->enetaddr[1] = mac_hi & 0xff;
> +	pdata->enetaddr[2] = (mac_lo >> 24) & 0xff;
> +	pdata->enetaddr[3] = (mac_lo >> 16) & 0xff;
> +	pdata->enetaddr[4] = (mac_lo >> 8) & 0xff;
> +	pdata->enetaddr[5] = mac_lo & 0xff;
> +
> +	return 0;
> +}
> +
> +static const struct eth_ops am65_cpsw_ops = {
> +	.start		= am65_cpsw_start,
> +	.send		= am65_cpsw_send,
> +	.recv		= am65_cpsw_recv,
> +	.free_pkt	= am65_cpsw_free_pkt,
> +	.stop		= am65_cpsw_stop,
> +	.read_rom_hwaddr = am65_cpsw_read_rom_hwaddr,
> +};
> +
> +static int am65_cpsw_mdio_init(struct udevice *dev)
> +{
> +	struct am65_cpsw_priv *priv = dev_get_priv(dev);
> +	struct am65_cpsw_common	*cpsw_common = priv->cpsw_common;
> +
> +	if (!priv->has_phy || cpsw_common->bus)
> +		return 0;
> +
> +	cpsw_common->bus = cpsw_mdio_init(dev->name,
> +					  cpsw_common->mdio_base,
> +					  cpsw_common->bus_freq,
> +					  clk_get_rate(&cpsw_common->fclk));
> +	if (!cpsw_common->bus)
> +		return -EFAULT;
> +
> +	return 0;
> +}
> +
> +static int am65_cpsw_phy_init(struct udevice *dev)
> +{
> +	struct am65_cpsw_priv *priv = dev_get_priv(dev);
> +	struct am65_cpsw_common *cpsw_common = priv->cpsw_common;
> +	struct eth_pdata *pdata = dev_get_platdata(dev);
> +	struct phy_device *phydev;
> +	u32 supported = PHY_GBIT_FEATURES;
> +	int ret;
> +
> +	phydev = phy_connect(cpsw_common->bus,
> +			     priv->phy_addr,
> +			     priv->dev,
> +			     pdata->phy_interface);
> +
> +	if (!phydev) {
> +		dev_err(dev, "phy_connect() failed\n");
> +		return -ENODEV;
> +	}
> +
> +	phydev->supported &= supported;
> +	if (pdata->max_speed) {
> +		ret = phy_set_supported(phydev, pdata->max_speed);
> +		if (ret)
> +			return ret;
> +	}
> +	phydev->advertising = phydev->supported;
> +
> +#ifdef CONFIG_DM_ETH
> +	if (ofnode_valid(priv->phy_node))
> +		phydev->node = priv->phy_node;
> +#endif
> +
> +	priv->phydev = phydev;
> +	ret = phy_config(phydev);
> +	if (ret < 0)
> +		pr_err("phy_config() failed: %d", ret);
> +
> +	return ret;
> +}
> +
> +static int am65_cpsw_ofdata_parse_phy(struct udevice *dev, ofnode port_np)
> +{
> +	struct eth_pdata *pdata = dev_get_platdata(dev);
> +	struct am65_cpsw_priv *priv = dev_get_priv(dev);
> +	struct ofnode_phandle_args out_args;
> +	const char *phy_mode;
> +	int ret = 0;
> +
> +	phy_mode = ofnode_read_string(port_np, "phy-mode");
> +	if (phy_mode) {
> +		pdata->phy_interface =
> +				phy_get_interface_by_name(phy_mode);
> +		if (pdata->phy_interface == -1) {
> +			dev_err(dev, "Invalid PHY mode '%s', port %u\n",
> +				phy_mode, priv->port_id);
> +			ret = -EINVAL;
> +			goto out;
> +		}
> +	}
> +
> +	ofnode_read_u32(port_np, "max-speed", (u32 *)&pdata->max_speed);
> +	if (pdata->max_speed)
> +		dev_err(dev, "Port %u speed froced to %uMbit\n",
> +			priv->port_id, pdata->max_speed);
> +
> +	priv->has_phy  = true;
> +	ret = ofnode_parse_phandle_with_args(port_np, "phy-handle",
> +					     NULL, 0, 0, &out_args);
> +	if (ret) {
> +		dev_err(dev, "can't parse phy-handle port %u (%d)\n",
> +			priv->port_id, ret);
> +		priv->has_phy  = false;
> +		ret = 0;
> +	}
> +
> +	priv->phy_node = out_args.node;
> +	if (priv->has_phy) {
> +		ret = ofnode_read_u32(priv->phy_node, "reg", &priv->phy_addr);
> +		if (ret) {
> +			dev_err(dev, "failed to get phy_addr port %u (%d)\n",
> +				priv->port_id, ret);
> +			goto out;
> +		}
> +	}
> +
> +out:
> +	return ret;
> +}
> +
> +static int am65_cpsw_probe_cpsw(struct udevice *dev)
> +{
> +	struct am65_cpsw_priv *priv = dev_get_priv(dev);
> +	struct eth_pdata *pdata = dev_get_platdata(dev);
> +	struct am65_cpsw_common *cpsw_common;
> +	ofnode ports_np, node;
> +	int ret, i;
> +
> +	priv->dev = dev;
> +
> +	cpsw_common = calloc(1, sizeof(*priv->cpsw_common));
> +	if (!cpsw_common)
> +		return -ENOMEM;
> +	priv->cpsw_common = cpsw_common;
> +
> +	cpsw_common->dev = dev;
> +	cpsw_common->ss_base = dev_read_addr(dev);
> +	if (cpsw_common->ss_base == FDT_ADDR_T_NONE)
> +		return -EINVAL;
> +	cpsw_common->mac_efuse = devfdt_get_addr_name(dev, "mac_efuse");
> +	/* no err check - optional */
> +
> +	ret = power_domain_get_by_index(dev, &cpsw_common->pwrdmn, 0);
> +	if (ret) {
> +		dev_err(dev, "failed to get pwrdmn: %d\n", ret);
> +		return ret;
> +	}
> +
> +	ret = clk_get_by_name(dev, "fck", &cpsw_common->fclk);
> +	if (ret) {
> +		power_domain_free(&cpsw_common->pwrdmn);
> +		dev_err(dev, "failed to get clock %d\n", ret);
> +		return ret;
> +	}
> +
> +	cpsw_common->cpsw_base = cpsw_common->ss_base + AM65_CPSW_CPSW_NU_BASE;
> +	cpsw_common->ale_base = cpsw_common->cpsw_base +
> +				AM65_CPSW_CPSW_NU_ALE_BASE;
> +	cpsw_common->mdio_base = cpsw_common->ss_base + AM65_CPSW_MDIO_BASE;
> +
> +	cpsw_common->rflow_id_base = 0;
> +	cpsw_common->rflow_id_base =
> +			dev_read_u32_default(dev, "ti,rx-flow-id-base",
> +					     cpsw_common->rflow_id_base);
> +
> +	ports_np = dev_read_subnode(dev, "ports");
> +	if (!ofnode_valid(ports_np)) {
> +		ret = -ENOENT;
> +		goto out;
> +	}
> +
> +	ofnode_for_each_subnode(node, ports_np) {
> +		const char *node_name;
> +		u32 port_id;
> +		bool disabled;
> +
> +		node_name = ofnode_get_name(node);
> +
> +		disabled = !ofnode_is_available(node);
> +
> +		ret = ofnode_read_u32(node, "reg", &port_id);
> +		if (ret) {
> +			dev_err(dev, "%s: failed to get port_id (%d)\n",
> +				node_name, ret);
> +			goto out;
> +		}
> +
> +		if (port_id >= AM65_CPSW_CPSWNU_MAX_PORTS) {
> +			dev_err(dev, "%s: invalid port_id (%d)\n",
> +				node_name, port_id);
> +			ret = -EINVAL;
> +			goto out;
> +		}
> +		cpsw_common->port_num++;
> +
> +		if (!port_id)
> +			continue;
> +
> +		priv->port_id = port_id;
> +		cpsw_common->ports[port_id].disabled = disabled;
> +		if (disabled)
> +			continue;
> +
> +		ret = am65_cpsw_ofdata_parse_phy(dev, node);
> +		if (ret)
> +			goto out;
> +	}
> +
> +	for (i = 0; i < AM65_CPSW_CPSWNU_MAX_PORTS; i++) {
> +		struct am65_cpsw_port *port = &cpsw_common->ports[i];
> +
> +		port->port_base = cpsw_common->cpsw_base +
> +				  AM65_CPSW_CPSW_NU_PORTS_OFFSET +
> +				  (i * AM65_CPSW_CPSW_NU_PORTS_OFFSET);
> +		port->macsl_base = port->port_base +
> +				   AM65_CPSW_CPSW_NU_PORT_MACSL_OFFSET;
> +	}
> +
> +	node = dev_read_subnode(dev, "cpsw-phy-sel");
> +	if (!ofnode_valid(node)) {
> +		dev_err(dev, "can't find cpsw-phy-se\n");
> +		ret = -ENOENT;
> +		goto out;
> +	}
> +
> +	cpsw_common->gmii_sel = ofnode_get_addr(node);
> +	if (cpsw_common->gmii_sel == FDT_ADDR_T_NONE) {
> +		dev_err(dev, "failed to get gmii_sel base\n");
> +		goto out;
> +	}
> +
> +	node = dev_read_subnode(dev, "mdio");
> +	if (!ofnode_valid(node)) {
> +		dev_err(dev, "can't find mdio\n");
> +		ret = -ENOENT;
> +		goto out;
> +	}
> +
> +	cpsw_common->bus_freq =
> +			dev_read_u32_default(dev, "bus_freq",
> +					     AM65_CPSW_MDIO_BUS_FREQ_DEF);
> +
> +	am65_cpsw_gmii_sel_k3(priv, pdata->phy_interface, priv->port_id);
> +
> +	ret = am65_cpsw_mdio_init(dev);
> +	if (ret)
> +		goto out;
> +
> +	ret = am65_cpsw_phy_init(dev);
> +	if (ret)
> +		goto out;
> +
> +	dev_info(dev, "K3 CPSW: nuss_ver: 0x%08X cpsw_ver: 0x%08X ale_ver: 0x%08X Ports:%u rflow_id_base:%u mdio_freq:%u\n",
> +		 readl(cpsw_common->ss_base),
> +		 readl(cpsw_common->cpsw_base),
> +		 readl(cpsw_common->ale_base),
> +		 cpsw_common->port_num,
> +		 cpsw_common->rflow_id_base,
> +		 cpsw_common->bus_freq);
> +
> +out:
> +	clk_free(&cpsw_common->fclk);
> +	power_domain_free(&cpsw_common->pwrdmn);
> +	return ret;
> +}
> +
> +static const struct udevice_id am65_cpsw_nuss_ids[] = {
> +	{ .compatible = "ti,am654-cpsw-nuss" },
> +	{ }
> +};
> +
> +U_BOOT_DRIVER(am65_cpsw_nuss_slave) = {
> +	.name	= "am65_cpsw_nuss_slave",
> +	.id	= UCLASS_ETH,
> +	.of_match = am65_cpsw_nuss_ids,
> +	.probe	= am65_cpsw_probe_cpsw,
> +	.ops	= &am65_cpsw_ops,
> +	.priv_auto_alloc_size = sizeof(struct am65_cpsw_priv),
> +	.platdata_auto_alloc_size = sizeof(struct eth_pdata),
> +	.flags = DM_FLAG_ALLOC_PRIV_DMA,
> +};
> 

[U-Boot] [PATCH v2 3/5] arm64: dts: ti: k3-am65: add mcu cpsw node

[Keerthy]

From: Grygorii Strashko <grygorii.strashko@ti.com>

Add mcu cpsw and its components along with scm_conf node
to have ethernet functional.

Signed-off-by: Grygorii Strashko <grygorii.strashko@ti.com>
Signed-off-by: Keerthy <j-keerthy@ti.com>
Reviewed-by: Tom Rini <trini@konsulko.com>
---

Changes in v2:

	Added Tom's Reviewed-by

 arch/arm/dts/k3-am65.dtsi                    |   2 +
 arch/arm/dts/k3-am654-base-board-u-boot.dtsi | 111 +++++++++++++++++++
 2 files changed, 113 insertions(+)

diff --git a/arch/arm/dts/k3-am65.dtsi b/arch/arm/dts/k3-am65.dtsi
index 3d4bf369d0..9d1ed49753 100644
--- a/arch/arm/dts/k3-am65.dtsi
+++ b/arch/arm/dts/k3-am65.dtsi
@@ -64,6 +64,7 @@
 			 /* MCUSS Range */
 			 <0x00 0x28380000 0x00 0x28380000 0x00 0x03880000>,
 			 <0x00 0x40200000 0x00 0x40200000 0x00 0x00900100>,
+			 <0x00 0x40f00000 0x00 0x40f00000 0x00 0x00020000>,
 			 <0x00 0x42040000 0x00 0x42040000 0x00 0x03ac2400>,
 			 <0x00 0x45100000 0x00 0x45100000 0x00 0x00c24000>,
 			 <0x00 0x46000000 0x00 0x46000000 0x00 0x00200000>,
@@ -75,6 +76,7 @@
 			#size-cells = <2>;
 			ranges = <0x00 0x28380000 0x00 0x28380000 0x00 0x03880000>, /* MCU NAVSS*/
 				 <0x00 0x40200000 0x00 0x40200000 0x00 0x00900100>, /* First peripheral window */
+				 <0x00 0x40f00000 0x00 0x40f00000 0x00 0x00020000>, /* CTRL_MMR0 */
 				 <0x00 0x42040000 0x00 0x42040000 0x00 0x03ac2400>, /* WKUP */
 				 <0x00 0x45100000 0x00 0x45100000 0x00 0x00c24000>, /* MMRs, remaining NAVSS */
 				 <0x00 0x46000000 0x00 0x46000000 0x00 0x00200000>, /* CPSW */
diff --git a/arch/arm/dts/k3-am654-base-board-u-boot.dtsi b/arch/arm/dts/k3-am654-base-board-u-boot.dtsi
index 5a934b106d..27685c5a22 100644
--- a/arch/arm/dts/k3-am654-base-board-u-boot.dtsi
+++ b/arch/arm/dts/k3-am654-base-board-u-boot.dtsi
@@ -13,6 +13,7 @@
 
 	aliases {
 		serial2 = &main_uart0;
+		ethernet0 = &cpsw_port1;
 	};
 };
 
@@ -109,6 +110,116 @@
 			ti,sci-rm-range-rflow = <0x5>; /* GP RFLOW */
 		};
 	};
+
+	mcu_conf: scm_conf at 40f00000 {
+		compatible = "syscon";
+		reg = <0x0 0x40f00000 0x0 0x20000>;
+	};
+
+	mcu_cpsw: cpsw_nuss at 046000000 {
+		compatible = "ti,am654-cpsw-nuss";
+		#address-cells = <2>;
+		#size-cells = <2>;
+		reg = <0x0 0x46000000 0x0 0x200000>;
+		reg-names = "cpsw_nuss";
+		ranges;
+		dma-coherent;
+		clocks = <&k3_clks 5 10>;
+		clock-names = "fck";
+		power-domains = <&k3_pds 5>;
+		ti,psil-base = <0x7000>;
+
+		dmas = <&mcu_udmap &mcu_cpsw 0 UDMA_DIR_TX>,
+		       <&mcu_udmap &mcu_cpsw 1 UDMA_DIR_TX>,
+		       <&mcu_udmap &mcu_cpsw 2 UDMA_DIR_TX>,
+		       <&mcu_udmap &mcu_cpsw 3 UDMA_DIR_TX>,
+		       <&mcu_udmap &mcu_cpsw 4 UDMA_DIR_TX>,
+		       <&mcu_udmap &mcu_cpsw 5 UDMA_DIR_TX>,
+		       <&mcu_udmap &mcu_cpsw 6 UDMA_DIR_TX>,
+		       <&mcu_udmap &mcu_cpsw 7 UDMA_DIR_TX>,
+		       <&mcu_udmap &mcu_cpsw 0 UDMA_DIR_RX>;
+		dma-names = "tx0", "tx1", "tx2", "tx3",
+			    "tx4", "tx5", "tx6", "tx7",
+			    "rx";
+
+		ports {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			host: host at 0 {
+				reg = <0>;
+				ti,label = "host";
+			};
+
+			cpsw_port1: port at 1 {
+				reg = <1>;
+				ti,mac-only;
+				ti,label = "port1";
+				ti,syscon-efuse = <&mcu_conf 0x200>;
+			};
+		};
+
+		davinci_mdio: mdio {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			bus_freq = <1000000>;
+		};
+
+		ti,psil-config0 {
+			linux,udma-mode = <UDMA_PKT_MODE>;
+			statictr-type = <PSIL_STATIC_TR_NONE>;
+			ti,needs-epib;
+			ti,psd-size = <16>;
+		};
+
+		ti,psil-config1 {
+			linux,udma-mode = <UDMA_PKT_MODE>;
+			statictr-type = <PSIL_STATIC_TR_NONE>;
+			ti,needs-epib;
+			ti,psd-size = <16>;
+		};
+
+		ti,psil-config2 {
+			linux,udma-mode = <UDMA_PKT_MODE>;
+			statictr-type = <PSIL_STATIC_TR_NONE>;
+			ti,needs-epib;
+			ti,psd-size = <16>;
+		};
+
+		ti,psil-config3 {
+			linux,udma-mode = <UDMA_PKT_MODE>;
+			statictr-type = <PSIL_STATIC_TR_NONE>;
+			ti,needs-epib;
+			ti,psd-size = <16>;
+		};
+
+		ti,psil-config4 {
+			linux,udma-mode = <UDMA_PKT_MODE>;
+			statictr-type = <PSIL_STATIC_TR_NONE>;
+			ti,needs-epib;
+			ti,psd-size = <16>;
+		};
+
+		ti,psil-config5 {
+			linux,udma-mode = <UDMA_PKT_MODE>;
+			statictr-type = <PSIL_STATIC_TR_NONE>;
+			ti,needs-epib;
+			ti,psd-size = <16>;
+		};
+
+		ti,psil-config6 {
+			linux,udma-mode = <UDMA_PKT_MODE>;
+			statictr-type = <PSIL_STATIC_TR_NONE>;
+			ti,needs-epib;
+			ti,psd-size = <16>;
+		};
+
+		ti,psil-config7 {
+			linux,udma-mode = <UDMA_PKT_MODE>;
+			statictr-type = <PSIL_STATIC_TR_NONE>;
+			ti,needs-epib;
+			ti,psd-size = <16>;
+		};
+	};
 };
 
 &cbass_wakeup {
-- 
2.17.1

[U-Boot] [PATCH v2 4/5] arm64: dts: k3-am654-base-board: add mcu cpsw nuss pinmux and phy defs

[Keerthy]

From: Grygorii Strashko <grygorii.strashko@ti.com>

Add mcu cpsw nuss pinmux and phy defs required by cpsw.

Signed-off-by: Grygorii Strashko <grygorii.strashko@ti.com>
Signed-off-by: Keerthy <j-keerthy@ti.com>
Reviewed-by: Tom Rini <trini@konsulko.com>
---

Changes in v2:

	Added Tom's Reviewed-by

 arch/arm/dts/k3-am654-base-board-u-boot.dtsi | 59 ++++++++++++++++++++
 1 file changed, 59 insertions(+)

diff --git a/arch/arm/dts/k3-am654-base-board-u-boot.dtsi b/arch/arm/dts/k3-am654-base-board-u-boot.dtsi
index 27685c5a22..404df4ed36 100644
--- a/arch/arm/dts/k3-am654-base-board-u-boot.dtsi
+++ b/arch/arm/dts/k3-am654-base-board-u-boot.dtsi
@@ -5,6 +5,7 @@
 
 #include <dt-bindings/pinctrl/k3-am65.h>
 #include <dt-bindings/dma/k3-udma.h>
+#include <dt-bindings/net/ti-dp83867.h>
 
 / {
 	chosen {
@@ -299,6 +300,32 @@
 	u-boot,dm-spl;
 };
 
+&wkup_pmx0 {
+	mcu_cpsw_pins_default: mcu_cpsw_pins_default {
+		pinctrl-single,pins = <
+			AM65X_WKUP_IOPAD(0x0058, PIN_OUTPUT | MUX_MODE0) /* (N4) MCU_RGMII1_TX_CTL */
+			AM65X_WKUP_IOPAD(0x005c, PIN_INPUT | MUX_MODE0) /* (N5) MCU_RGMII1_RX_CTL */
+			AM65X_WKUP_IOPAD(0x0060, PIN_OUTPUT | MUX_MODE0) /* (M2) MCU_RGMII1_TD3 */
+			AM65X_WKUP_IOPAD(0x0064, PIN_OUTPUT | MUX_MODE0) /* (M3) MCU_RGMII1_TD2 */
+			AM65X_WKUP_IOPAD(0x0068, PIN_OUTPUT | MUX_MODE0) /* (M4) MCU_RGMII1_TD1 */
+			AM65X_WKUP_IOPAD(0x006c, PIN_OUTPUT | MUX_MODE0) /* (M5) MCU_RGMII1_TD0 */
+			AM65X_WKUP_IOPAD(0x0078, PIN_INPUT | MUX_MODE0) /* (L2) MCU_RGMII1_RD3 */
+			AM65X_WKUP_IOPAD(0x007c, PIN_INPUT | MUX_MODE0) /* (L5) MCU_RGMII1_RD2 */
+			AM65X_WKUP_IOPAD(0x0080, PIN_INPUT | MUX_MODE0) /* (M6) MCU_RGMII1_RD1 */
+			AM65X_WKUP_IOPAD(0x0084, PIN_INPUT | MUX_MODE0) /* (L6) MCU_RGMII1_RD0 */
+			AM65X_WKUP_IOPAD(0x0070, PIN_INPUT | MUX_MODE0) /* (N1) MCU_RGMII1_TXC */
+			AM65X_WKUP_IOPAD(0x0074, PIN_INPUT | MUX_MODE0) /* (M1) MCU_RGMII1_RXC */
+		>;
+	};
+
+	mcu_mdio_pins_default: mcu_mdio1_pins_default {
+		pinctrl-single,pins = <
+			AM65X_WKUP_IOPAD(0x008c, PIN_OUTPUT | MUX_MODE0) /* (L1) MCU_MDIO0_MDC */
+			AM65X_WKUP_IOPAD(0x0088, PIN_INPUT | MUX_MODE0) /* (L4) MCU_MDIO0_MDIO */
+		>;
+	};
+};
+
 &main_uart0 {
 	u-boot,dm-spl;
 	pinctrl-names = "default";
@@ -322,3 +349,35 @@
 	pinctrl-0 = <&main_mmc1_pins_default>;
 	sdhci-caps-mask = <0x7 0x0>;
 };
+
+&mcu_cpsw {
+	pinctrl-names = "default";
+	pinctrl-0 = <&mcu_cpsw_pins_default &mcu_mdio_pins_default>;
+};
+
+&davinci_mdio {
+	phy0: ethernet-phy at 0 {
+		reg = <0>;
+		/* TODO: phy reset: TCA9555RTWR(i2c:0x21)[p04].GPIO_MCU_RGMII_RSTN */
+		ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_00_NS>;
+		ti,tx-internal-delay = <DP83867_RGMIIDCTL_2_00_NS>;
+		ti,fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_4_B_NIB>;
+	};
+};
+
+&cpsw_port1 {
+	phy-mode = "rgmii-id";
+	phy-handle = <&phy0>;
+};
+
+&mcu_cpsw {
+	reg = <0x0 0x46000000 0x0 0x200000>,
+	      <0x0 0x40f00200 0x0 0x2>;
+	reg-names = "cpsw_nuss", "mac_efuse";
+
+	cpsw-phy-sel at 40f04040 {
+		compatible = "ti,am654-cpsw-phy-sel";
+		reg= <0x0 0x40f04040 0x0 0x4>;
+		reg-names = "gmii-sel";
+	};
+};
-- 
2.17.1

[U-Boot] [PATCH v2 5/5] configs: am65x_evm_a53: enable networking

[Keerthy]

From: Grygorii Strashko <grygorii.strashko@ti.com>

Enable TI K3 AM65x CPSW NUSS driver.

Signed-off-by: Grygorii Strashko <grygorii.strashko@ti.com>
Signed-off-by: Keerthy <j-keerthy@ti.com>
Reviewed-by: Tom Rini <trini@konsulko.com>
---

Changes in v2:

	Added Tom's Reviewed-by

 configs/am65x_evm_a53_defconfig | 7 +++++++
 1 file changed, 7 insertions(+)

diff --git a/configs/am65x_evm_a53_defconfig b/configs/am65x_evm_a53_defconfig
index 9ce22157c9..bf26fb4838 100644
--- a/configs/am65x_evm_a53_defconfig
+++ b/configs/am65x_evm_a53_defconfig
@@ -42,6 +42,7 @@ CONFIG_SPL_MULTI_DTB_FIT_NO_COMPRESSION=y
 CONFIG_ENV_IS_IN_FAT=y
 CONFIG_ENV_FAT_INTERFACE="mmc"
 CONFIG_ENV_FAT_DEVICE_AND_PART="1:1"
+CONFIG_NET_RANDOM_ETHADDR=y
 CONFIG_DM=y
 CONFIG_SPL_DM=y
 CONFIG_SPL_DM_SEQ_ALIAS=y
@@ -56,6 +57,11 @@ CONFIG_K3_SEC_PROXY=y
 CONFIG_DM_MMC=y
 CONFIG_MMC_SDHCI=y
 CONFIG_MMC_SDHCI_K3_ARASAN=y
+CONFIG_PHY_TI=y
+CONFIG_PHY_FIXED=y
+CONFIG_DM_ETH=y
+CONFIG_TI_AM65_CPSW_NUSS=y
+CONFIG_PHY=y
 CONFIG_PINCTRL=y
 # CONFIG_PINCTRL_GENERIC is not set
 CONFIG_SPL_PINCTRL=y
@@ -71,3 +77,4 @@ CONFIG_DM_SERIAL=y
 CONFIG_SOC_TI=y
 CONFIG_SYSRESET=y
 CONFIG_SYSRESET_TI_SCI=y
+CONFIG_HEXDUMP=y
-- 
2.17.1