public inbox for u-boot@lists.denx.de
 help / color / mirror / Atom feed
From: Andes <uboot@andestech.com>
To: u-boot@lists.denx.de
Subject: [U-Boot] [PATCH v2 0/7] AE350 SMP support RISC-V
Date: Mon, 25 Mar 2019 15:35:13 +0800	[thread overview]
Message-ID: <20190325073520.452-1-uboot@andestech.com> (raw)

From: Rick Chen <rick@andestech.com>

Changes in v2:
- Drop patch1 and replace by simple-bus driver
- Rename nds_plic as andes_plic
- Move initialize plic to PLIC_BASE_GET() and called automatically
- Rename nds_plmt as andes_plmt
- Recovery dts isa string

Rick Chen (7):
  riscv: Add a SYSCON driver for Andestech's PLIC
  riscv: Add a SYSCON driver for Andestech's PLMT
  riscv: ae350: disable ATCPIT100 timer
  riscv: ax25: Add platform-specific Kconfig options
  riscv: ax25: Andes specific cache shall only support in M-mode
  riscv: dts: ae350 support SMP
  riscv: ae350: enable SMP

 arch/riscv/Kconfig                   |  18 ++++++
 arch/riscv/cpu/ax25/Kconfig          |   7 +++
 arch/riscv/dts/ae350_32.dts          |  81 ++++++++++++++++++-------
 arch/riscv/dts/ae350_64.dts          |  47 +++++++++++++--
 arch/riscv/include/asm/global_data.h |   6 ++
 arch/riscv/include/asm/syscon.h      |   3 +-
 arch/riscv/lib/Makefile              |   2 +
 arch/riscv/lib/andes_plic.c          | 111 +++++++++++++++++++++++++++++++++++
 arch/riscv/lib/andes_plmt.c          |  53 +++++++++++++++++
 board/AndesTech/ax25-ae350/Kconfig   |   1 +
 configs/ae350_rv32_defconfig         |   1 -
 configs/ae350_rv64_defconfig         |   1 -
 12 files changed, 301 insertions(+), 30 deletions(-)
 create mode 100644 arch/riscv/lib/andes_plic.c
 create mode 100644 arch/riscv/lib/andes_plmt.c

-- 
2.7.4

             reply	other threads:[~2019-03-25  7:35 UTC|newest]

Thread overview: 15+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2019-03-25  7:35 Andes [this message]
2019-03-25  7:35 ` [U-Boot] [PATCH v2 1/7] riscv: Add a SYSCON driver for Andestech's PLIC Andes
2019-03-29  9:20   ` Bin Meng
2019-04-01  5:47     ` Rick Chen
2019-03-25  7:35 ` [U-Boot] [PATCH v2 2/7] riscv: Add a SYSCON driver for Andestech's PLMT Andes
2019-03-29  9:22   ` Bin Meng
2019-04-01  3:35     ` Rick Chen
2019-03-25  7:35 ` [U-Boot] [PATCH v2 3/7] riscv: ae350: disable ATCPIT100 timer Andes
2019-03-25  7:35 ` [U-Boot] [PATCH v2 4/7] riscv: ax25: Add platform-specific Kconfig options Andes
2019-03-25  7:35 ` [U-Boot] [PATCH v2 5/7] riscv: ax25: Andes specific cache shall only support in M-mode Andes
2019-03-25  7:35 ` [U-Boot] [PATCH v2 6/7] riscv: dts: ae350 support SMP Andes
2019-03-29  9:24   ` Bin Meng
2019-03-29  9:33   ` Bin Meng
2019-04-01  3:33     ` Rick Chen
2019-03-25  7:35 ` [U-Boot] [PATCH v2 7/7] riscv: ae350: enable SMP Andes

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20190325073520.452-1-uboot@andestech.com \
    --to=uboot@andestech.com \
    --cc=u-boot@lists.denx.de \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox