From: Andes <uboot@andestech.com>
To: u-boot@lists.denx.de
Subject: [U-Boot] [PATCH v2 4/7] riscv: ax25: Add platform-specific Kconfig options
Date: Mon, 25 Mar 2019 15:35:17 +0800 [thread overview]
Message-ID: <20190325073520.452-5-uboot@andestech.com> (raw)
In-Reply-To: <20190325073520.452-1-uboot@andestech.com>
From: Rick Chen <rick@andestech.com>
Add ax25 RISC-V platform-specific Kconfig options, to include
CPU and timer drivers.
Signed-off-by: Rick Chen <rick@andestech.com>
Cc: Greentime Hu <greentime@andestech.com>
Reviewed-by: Bin Meng <bmeng.cn@gmail.com>
---
arch/riscv/cpu/ax25/Kconfig | 6 ++++++
1 file changed, 6 insertions(+)
diff --git a/arch/riscv/cpu/ax25/Kconfig b/arch/riscv/cpu/ax25/Kconfig
index e9dbca2..68bd4e9 100644
--- a/arch/riscv/cpu/ax25/Kconfig
+++ b/arch/riscv/cpu/ax25/Kconfig
@@ -1,5 +1,11 @@
config RISCV_NDS
bool
+ select ARCH_EARLY_INIT_R
+ imply CPU
+ imply CPU_RISCV
+ imply RISCV_TIMER
+ imply ANDES_PLIC if RISCV_MMODE
+ imply ANDES_PLMT if RISCV_MMODE
help
Run U-Boot on AndeStar V5 platforms and use some specific features
which are provided by Andes Technology AndeStar V5 families.
--
2.7.4
next prev parent reply other threads:[~2019-03-25 7:35 UTC|newest]
Thread overview: 15+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-03-25 7:35 [U-Boot] [PATCH v2 0/7] AE350 SMP support RISC-V Andes
2019-03-25 7:35 ` [U-Boot] [PATCH v2 1/7] riscv: Add a SYSCON driver for Andestech's PLIC Andes
2019-03-29 9:20 ` Bin Meng
2019-04-01 5:47 ` Rick Chen
2019-03-25 7:35 ` [U-Boot] [PATCH v2 2/7] riscv: Add a SYSCON driver for Andestech's PLMT Andes
2019-03-29 9:22 ` Bin Meng
2019-04-01 3:35 ` Rick Chen
2019-03-25 7:35 ` [U-Boot] [PATCH v2 3/7] riscv: ae350: disable ATCPIT100 timer Andes
2019-03-25 7:35 ` Andes [this message]
2019-03-25 7:35 ` [U-Boot] [PATCH v2 5/7] riscv: ax25: Andes specific cache shall only support in M-mode Andes
2019-03-25 7:35 ` [U-Boot] [PATCH v2 6/7] riscv: dts: ae350 support SMP Andes
2019-03-29 9:24 ` Bin Meng
2019-03-29 9:33 ` Bin Meng
2019-04-01 3:33 ` Rick Chen
2019-03-25 7:35 ` [U-Boot] [PATCH v2 7/7] riscv: ae350: enable SMP Andes
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20190325073520.452-5-uboot@andestech.com \
--to=uboot@andestech.com \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox