From: Tom Rini <trini@konsulko.com>
To: u-boot@lists.denx.de
Subject: [U-Boot] [PATCH 0/3] Intel FPGA PCIe fixes
Date: Fri, 9 Aug 2019 11:30:21 -0400 [thread overview]
Message-ID: <20190809153021.GE2718@bill-the-cat> (raw)
In-Reply-To: <CAFiDJ5-s9YMYsrWUM1AJm4Qfr0p+=q6Wvz4KBBVu3+FfUH0+pQ@mail.gmail.com>
On Fri, Aug 09, 2019 at 05:04:43PM +0800, Ley Foon Tan wrote:
> On Tue, Jun 11, 2019 at 8:30 AM Ley Foon Tan <lftan.linux@gmail.com> wrote:
> >
> > On Fri, May 24, 2019 at 10:30 AM Ley Foon Tan <ley.foon.tan@intel.com> wrote:
> > >
> > > This patchset fix issues in Intel FPGA PCIe driver.
> > > - Fix TLP polling timeout
> > > - Fix enumerating mult-function PCIe device issue
> > > - Fix PCIe switch read config register issue
> > >
> > > Ley Foon Tan (3):
> > > pci: intel: Increase TLP polling counter
> > > pci: intel: Fix error when enumerating multi-function PCIe device
> > > pci: intel: Fix configuration type based on secondary number
> > >
> > > drivers/pci/pcie_intel_fpga.c | 18 +++++++++++-------
> > > 1 file changed, 11 insertions(+), 7 deletions(-)
> > Any comment on these patches?
> >
> > Thanks
> Hi Tom and Michal
>
> Can you help to merge these patches?
I saw these as "FPGA" and gave them to Michal, in patchwork. And I know
he's digging out from a vacation backlog. Looking at the patches
themselves, I can see they're more "PCI" than anything else, I'll put
them in my queue. Thanks for the reminder!
--
Tom
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 819 bytes
Desc: not available
URL: <http://lists.denx.de/pipermail/u-boot/attachments/20190809/f78dcb63/attachment.sig>
prev parent reply other threads:[~2019-08-09 15:30 UTC|newest]
Thread overview: 10+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-05-24 2:29 [U-Boot] [PATCH 0/3] Intel FPGA PCIe fixes Ley Foon Tan
2019-05-24 2:29 ` [U-Boot] [PATCH 1/3] pci: intel: Increase TLP polling counter Ley Foon Tan
2019-08-13 16:52 ` Tom Rini
2019-05-24 2:29 ` [U-Boot] [PATCH 2/3] pci: intel: Fix error when enumerating multi-function PCIe device Ley Foon Tan
2019-08-13 16:52 ` Tom Rini
2019-05-24 2:30 ` [U-Boot] [PATCH 3/3] pci: intel: Fix configuration type based on secondary number Ley Foon Tan
2019-08-13 16:52 ` Tom Rini
2019-06-11 0:30 ` [U-Boot] [PATCH 0/3] Intel FPGA PCIe fixes Ley Foon Tan
2019-08-09 9:04 ` Ley Foon Tan
2019-08-09 15:30 ` Tom Rini [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20190809153021.GE2718@bill-the-cat \
--to=trini@konsulko.com \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox