* [U-Boot] Pull request: u-boot-riscv/master 2020-07-02(2)
@ 2020-07-03 7:44 uboot at andestech.com
2020-07-05 12:02 ` Tom Rini
0 siblings, 1 reply; 2+ messages in thread
From: uboot at andestech.com @ 2020-07-03 7:44 UTC (permalink / raw)
To: u-boot
Hi Tom,
This is version two of PR send by 7/2
Drop patchs about sysreset
[PATCH 1/5] sysreset: syscon: Don't assume default value for offset and mask property
[PATCH 2/5] sysreset: syscon: Support value property
[PATCH 4/5] riscv: qemu: Add syscon reboot and poweroff support
Please pull some riscv updates:
- sbi: Add newline to error message
- fu540: dts: Correct reg size of otp and dmc nodes
- Enhance reserved memory fixup about PMP information passed from OpenSbi
- sifive: fu540: Add gpio-restart support
- qemu-riscv: Update QEMU run command
- Assorted fixes related to reserved memory
- fu540: enable all cache ways from U-Boot proper
- use log functions in fdt_fixup
Thanks
Rick
https://travis-ci.org/github/rickchen36/u-boot-riscv/builds/703843003
The following changes since commit bcfe764ee925d0820e82c69ccf75b71d142644c7:
Merge tag 'efi-2020-07-rc6-2' of https://gitlab.denx.de/u-boot/custodians/u-boot-efi (2020-06-30 17:15:39 -0400)
are available in the Git repository at:
git at gitlab.denx.de:u-boot/custodians/u-boot-riscv.git
for you to fetch changes up to c5a444270f4f4d1f5418c97db9ff18631bf69846:
riscv: use log functions in fdt_fixup (2020-07-03 15:09:12 +0800)
----------------------------------------------------------------
Atish Patra (2):
riscv: Do not return error if reserved node already exists
riscv: Use optimized version of fdtdec_get_addr_size_no_parent
Bin Meng (8):
riscv: fu540: dts: Remove the unnecessary space in the cpu2_intc node
riscv: fu540: dts: Correct reg size of otp and dmc nodes
riscv: Avoid the reserved memory fixup if src and dst point to the same place
riscv: Expand the DT size before copy reserved memory node
riscv: Enable CONFIG_OF_BOARD_FIXUP by default for OF_SEPARATE
riscv: Do not build reset.c if SYSRESET is on
riscv: sifive: fu540: Add gpio-restart support
doc: qemu-riscv: Update QEMU run command
Heinrich Schuchardt (1):
riscv: use log functions in fdt_fixup
Pragnesh Patel (1):
riscv: sifive: fu540: enable all cache ways from U-Boot proper
Sean Anderson (1):
riscv: sbi: Add newline to error message
arch/riscv/Kconfig | 3 +++
arch/riscv/cpu/fu540/Makefile | 1 +
arch/riscv/cpu/fu540/cache.c | 53 +++++++++++++++++++++++++++++++++++++++++++++++++++++
arch/riscv/dts/fu540-c000-u-boot.dtsi | 10 +++++++---
arch/riscv/include/asm/arch-fu540/cache.h | 14 ++++++++++++++
arch/riscv/lib/Makefile | 2 ++
arch/riscv/lib/fdt_fixup.c | 46 ++++++++++++++++++++++++++++++++--------------
board/sifive/fu540/Kconfig | 2 ++
board/sifive/fu540/fu540.c | 10 +++++++++-
common/spl/spl_opensbi.c | 2 +-
configs/sifive_fu540_defconfig | 1 -
doc/board/emulation/qemu-riscv.rst | 10 +++++-----
12 files changed, 129 insertions(+), 25 deletions(-)
create mode 100644 arch/riscv/cpu/fu540/cache.c
create mode 100644 arch/riscv/include/asm/arch-fu540/cache.h
^ permalink raw reply [flat|nested] 2+ messages in thread* [U-Boot] Pull request: u-boot-riscv/master 2020-07-02(2)
2020-07-03 7:44 [U-Boot] Pull request: u-boot-riscv/master 2020-07-02(2) uboot at andestech.com
@ 2020-07-05 12:02 ` Tom Rini
0 siblings, 0 replies; 2+ messages in thread
From: Tom Rini @ 2020-07-05 12:02 UTC (permalink / raw)
To: u-boot
On Fri, Jul 03, 2020 at 03:44:47PM +0800, uboot at andestech.com wrote:
> Hi Tom,
>
> This is version two of PR send by 7/2
>
> Drop patchs about sysreset
> [PATCH 1/5] sysreset: syscon: Don't assume default value for offset and mask property
> [PATCH 2/5] sysreset: syscon: Support value property
> [PATCH 4/5] riscv: qemu: Add syscon reboot and poweroff support
>
> Please pull some riscv updates:
>
> - sbi: Add newline to error message
> - fu540: dts: Correct reg size of otp and dmc nodes
> - Enhance reserved memory fixup about PMP information passed from OpenSbi
> - sifive: fu540: Add gpio-restart support
> - qemu-riscv: Update QEMU run command
> - Assorted fixes related to reserved memory
> - fu540: enable all cache ways from U-Boot proper
> - use log functions in fdt_fixup
>
> Thanks
> Rick
>
> https://travis-ci.org/github/rickchen36/u-boot-riscv/builds/703843003
>
> The following changes since commit bcfe764ee925d0820e82c69ccf75b71d142644c7:
>
> Merge tag 'efi-2020-07-rc6-2' of https://gitlab.denx.de/u-boot/custodians/u-boot-efi (2020-06-30 17:15:39 -0400)
>
> are available in the Git repository at:
>
> git at gitlab.denx.de:u-boot/custodians/u-boot-riscv.git
>
> for you to fetch changes up to c5a444270f4f4d1f5418c97db9ff18631bf69846:
>
> riscv: use log functions in fdt_fixup (2020-07-03 15:09:12 +0800)
>
Applied to u-boot/master, thanks!
--
Tom
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 659 bytes
Desc: not available
URL: <https://lists.denx.de/pipermail/u-boot/attachments/20200705/7fa0d9c8/attachment.sig>
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2020-07-05 12:02 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2020-07-03 7:44 [U-Boot] Pull request: u-boot-riscv/master 2020-07-02(2) uboot at andestech.com
2020-07-05 12:02 ` Tom Rini
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox