From: Nicolas Saenz Julienne <nsaenzjulienne@suse.de>
To: u-boot@lists.denx.de
Subject: [PATCH v1 09/10] pci: Add driver for Broadcom STB PCIe controller
Date: Tue, 28 Apr 2020 15:59:02 +0200 [thread overview]
Message-ID: <6d97bda2d7b3d5893de1e7fa4aa78d9322372dec.camel@suse.de> (raw)
In-Reply-To: <20200424165012.31915-10-s.nawrocki@samsung.com>
Hi Sylwester,
On Fri, 2020-04-24 at 18:50 +0200, Sylwester Nawrocki wrote:
> This patch adds basic driver for the Broadcom STB PCIe host controller.
> The code is based on Linux upstream driver (pcie-brcmstb.c) with MSI
> handling removed. The inbound access memory region is not currently
> parsed from dma-ranges DT property and a fixed 4GB region is used.
>
> The patch has been tested on RPI4 board, i.e. on BCM2711 SoC with VL805
> USB Host Controller.
>
> Signed-off-by: Nicolas Saenz Julienne <nsaenzjulienne@suse.de>
> Signed-off-by: Sylwester Nawrocki <s.nawrocki@samsung.com>
> ---
> Changes since RFC:
> - reworked to align with current Linux mainline version and u-boot driver
> by Nicolas Saenz Julienne
[...]
> +
> + /*
> + * For config space accesses on the RC, show the right class for
> + * a PCIe-PCIe bridge (the default setting is to be EP mode).
> + */
> + tmp = readl(base + PCIE_RC_CFG_PRIV1_ID_VAL3);
> + u32p_replace_bits(&tmp, 0x060400,
> + PCIE_RC_CFG_PRIV1_ID_VAL3_CLASS_CODE_MASK);
> + writel(tmp, base + PCIE_RC_CFG_PRIV1_ID_VAL3);
> +
> + if (pcie->ssc) {
> + ret = brcm_pcie_set_ssc(base);
This call should be like this:
ret = brcm_pcie_set_ssc(pcie);
It builds alright since base is a void pointer. But it obvioulsy causes issues
further down the line.
Regards,
Nicolas
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 488 bytes
Desc: This is a digitally signed message part
URL: <https://lists.denx.de/pipermail/u-boot/attachments/20200428/46d2b639/attachment.sig>
next prev parent reply other threads:[~2020-04-28 13:59 UTC|newest]
Thread overview: 28+ messages / expand[flat|nested] mbox.gz Atom feed top
[not found] <CGME20200424165117eucas1p2129c3887e2cfc2d372580f27cbcc7871@eucas1p2.samsung.com>
2020-04-24 16:50 ` [PATCH v1 00/10] USB host support for Raspberry Pi 4 board Sylwester Nawrocki
2020-04-24 16:50 ` [PATCH v1 01/10] usb: xhci: Add missing cache flush in the scratchpad array initialization Sylwester Nawrocki
2020-04-27 10:16 ` Nicolas Saenz Julienne
2020-04-24 16:50 ` [PATCH v1 02/10] usb: xhci: Use only 32-bit accesses in xhci_writeq/xhci_readq Sylwester Nawrocki
2020-04-25 1:37 ` Bin Meng
2020-04-27 10:16 ` Nicolas Saenz Julienne
2020-04-24 16:50 ` [PATCH v1 03/10] pci: Move some PCIe register offset definitions to a common header Sylwester Nawrocki
2020-04-27 10:17 ` Nicolas Saenz Julienne
2020-04-24 16:50 ` [PATCH v1 04/10] rpi4: shorten a mapping for the DRAM Sylwester Nawrocki
2020-04-27 10:19 ` Nicolas Saenz Julienne
2020-04-24 16:50 ` [PATCH v1 05/10] rpi4: add a mapping for the PCIe XHCI controller MMIO registers (ARM 64bit) Sylwester Nawrocki
2020-04-27 10:20 ` Nicolas Saenz Julienne
2020-04-24 16:50 ` [PATCH v1 06/10] rpi4: add a mapping for the PCIe XHCI controller MMIO registers (ARM 32bit) Sylwester Nawrocki
2020-04-24 16:50 ` [PATCH v1 07/10] linux/bitfield.h: Add primitives for manipulating bitfields both in host- and fixed-endian Sylwester Nawrocki
2020-04-25 1:43 ` Bin Meng
2020-04-27 9:05 ` Sylwester Nawrocki
2020-04-24 16:50 ` [PATCH v1 08/10] pci: Add some PCI Express capability register offset definitions Sylwester Nawrocki
2020-04-27 11:03 ` Nicolas Saenz Julienne
2020-04-24 16:50 ` [PATCH v1 09/10] pci: Add driver for Broadcom STB PCIe controller Sylwester Nawrocki
2020-04-27 10:15 ` Nicolas Saenz Julienne
2020-04-27 13:54 ` Marek Szyprowski
2020-04-28 9:49 ` Marek Szyprowski
2020-04-28 11:30 ` Nicolas Saenz Julienne
2020-04-28 13:59 ` Nicolas Saenz Julienne [this message]
2020-04-29 8:14 ` Sylwester Nawrocki
2020-04-24 16:50 ` [PATCH v1 10/10] config: Enable support for the XHCI controller on RPI4 board Sylwester Nawrocki
2020-04-27 9:11 ` Nicolas Saenz Julienne
2020-04-27 9:57 ` Sylwester Nawrocki
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=6d97bda2d7b3d5893de1e7fa4aa78d9322372dec.camel@suse.de \
--to=nsaenzjulienne@suse.de \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox