All of lore.kernel.org
 help / color / mirror / Atom feed
From: "Shradha Todi" <shradha.t@samsung.com>
To: "'Fan Ni'" <nifan.cxl@gmail.com>
Cc: "'Krzysztof Wilczyński'" <kw@linux.com>,
	linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org,
	linux-arm-kernel@lists.infradead.org,
	linux-perf-users@vger.kernel.org,
	manivannan.sadhasivam@linaro.org, lpieralisi@kernel.org,
	robh@kernel.org, bhelgaas@google.com, jingoohan1@gmail.com,
	Jonathan.Cameron@huawei.com, a.manzanares@samsung.com,
	pankaj.dubey@samsung.com, cassel@kernel.org, 18255117159@163.com,
	xueshuai@linux.alibaba.com, renyu.zj@linux.alibaba.com,
	will@kernel.org, mark.rutland@arm.com
Subject: RE: [PATCH v7 5/5] Add debugfs based statistical counter support in DWC
Date: Fri, 7 Mar 2025 15:17:50 +0530	[thread overview]
Message-ID: <075501db8f45$ff6f9620$fe4ec260$@samsung.com> (raw)
In-Reply-To: <Z8fSWcR_aXyxmFEZ@debian>



> -----Original Message-----
> From: Fan Ni <nifan.cxl@gmail.com>
> Sent: 05 March 2025 09:56
> To: Shradha Todi <shradha.t@samsung.com>
> Cc: 'Fan Ni' <nifan.cxl@gmail.com>; 'Krzysztof Wilczyński' <kw@linux.com>; linux-kernel@vger.kernel.org; linux-pci@vger.kernel.org;
> linux-arm-kernel@lists.infradead.org; linux-perf-users@vger.kernel.org; manivannan.sadhasivam@linaro.org; lpieralisi@kernel.org;
> robh@kernel.org; bhelgaas@google.com; jingoohan1@gmail.com; Jonathan.Cameron@huawei.com; a.manzanares@samsung.com;
> pankaj.dubey@samsung.com; cassel@kernel.org; 18255117159@163.com; xueshuai@linux.alibaba.com; renyu.zj@linux.alibaba.com;
> will@kernel.org; mark.rutland@arm.com
> Subject: Re: [PATCH v7 5/5] Add debugfs based statistical counter support in DWC
> 
> On Tue, Mar 04, 2025 at 10:40:43PM +0530, Shradha Todi wrote:
> >
> >
> > > -----Original Message-----
> > > From: Fan Ni <nifan.cxl@gmail.com>
> > > Sent: 04 March 2025 02:33
> > > To: Krzysztof Wilczyński <kw@linux.com>
> > > Cc: Fan Ni <nifan.cxl@gmail.com>; Shradha Todi
> > > <shradha.t@samsung.com>; linux-kernel@vger.kernel.org; linux-
> > > pci@vger.kernel.org; linux-arm-kernel@lists.infradead.org;
> > > linux-perf-users@vger.kernel.org; manivannan.sadhasivam@linaro.org;
> > > lpieralisi@kernel.org; robh@kernel.org; bhelgaas@google.com;
> > > jingoohan1@gmail.com; Jonathan.Cameron@huawei.com;
> > > a.manzanares@samsung.com; pankaj.dubey@samsung.com;
> > > cassel@kernel.org; 18255117159@163.com; xueshuai@linux.alibaba.com;
> > > renyu.zj@linux.alibaba.com; will@kernel.org; mark.rutland@arm.com
> > > Subject: Re: [PATCH v7 5/5] Add debugfs based statistical counter
> > > support in DWC
> > >
> > > On Tue, Mar 04, 2025 at 04:42:28AM +0900, Krzysztof Wilczyński wrote:
> > > > Hello,
> > > >
> > > > [...]
> > > > > > +static ssize_t counter_value_read(struct file *file, char
> > > > > > +__user *buf, size_t count, loff_t *ppos) {
> > > > > > +	struct dwc_pcie_rasdes_priv *pdata = file->private_data;
> > > > > > +	struct dw_pcie *pci = pdata->pci;
> > > > > > +	struct dwc_pcie_rasdes_info *rinfo = pci->debugfs->rasdes_info;
> > > > > > +	char debugfs_buf[DWC_DEBUGFS_BUF_MAX];
> > > > > > +	ssize_t pos;
> > > > > > +	u32 val;
> > > > > > +
> > > > > > +	mutex_lock(&rinfo->reg_event_lock);
> > > > > > +	set_event_number(pdata, pci, rinfo);
> > > > > > +	val = dw_pcie_readl_dbi(pci, rinfo->ras_cap_offset + RAS_DES_EVENT_COUNTER_DATA_REG);
> > > > > > +	mutex_unlock(&rinfo->reg_event_lock);
> > > > > > +	pos = scnprintf(debugfs_buf, DWC_DEBUGFS_BUF_MAX, "Counter
> > > > > > +value: %d\n", val);
> > > > > > +
> > > > > > +	return simple_read_from_buffer(buf, count, ppos,
> > > > > > +debugfs_buf, pos); }
> > > > >
> > > > > Do we need to check whether the counter is enabled or not for
> > > > > the event before retrieving the counter value?
> > > >
> > > > I believe, we have a patch that aims to address, have a look at:
> > > >
> > > >
> > > > https://lore.kernel.org/linux-pci/20250225171239.19574-1-manivanna
> > > > n.sa
> > > > dhasivam@linaro.org
> > >
> > > Maybe I missed something, that seems to fix counter_enable_read(), but here is to retrieve counter value.
> > > How dw_pcie_readl_dbi() can return something like "Counter Disabled"?
> > >
> > > Fan
> >
> > Hey Fan,
> > So the counter value will show 0 in case it is disabled so there will
> > not be any issues as per say. We could add the check here but I feel I
> > have already exposed the functionality to check if a counter is enabled or disabled, (by reading the counter_enable debugfs entry)
> so this could be handled in user space to only read the counter if it's enabled.
> Ok.
> Returning 0 when the counter is disabled makes sense to me.
> 
> Just some thought.
> 
> It seems natural to me if we make "counter_value" only visiable to users when the counter is enabled.
> 

Hey Fan,

This looks like a good suggestion to me. I have implemented this and in the process of testing. Since there is no support in the
debugfs framework for conditionally hiding certain files from user, the custom implementation is a little tricky and will need some
discussion before taking in. So let's take this up as a top up patch and live with returning 0 when the counter is disabled for now?

Thanks a lot for the suggestion.
Shradha 

> Fan
> >
> > > >
> > > > Thank you!
> > > >
> > > > 	Krzysztof
> >
> >




  reply	other threads:[~2025-03-08 15:59 UTC|newest]

Thread overview: 57+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
     [not found] <CGME20250221132011epcas5p4dea1e9ae5c09afaabcd1822f3a7d15c5@epcas5p4.samsung.com>
2025-02-21 13:15 ` [PATCH v7 0/5] Add support for debugfs based RAS DES feature in PCIe DW Shradha Todi
2025-02-21 13:15   ` [PATCH v7 1/5] perf/dwc_pcie: Move common DWC struct definitions to 'pcie-dwc.h' Shradha Todi
2025-02-25 14:47     ` Krzysztof Wilczyński
2025-02-26  1:55     ` Shuai Xue
2025-02-26  6:48       ` Krzysztof Wilczyński
2025-03-03 17:19     ` Fan Ni
2025-02-21 13:15   ` [PATCH v7 2/5] PCI: dwc: Add helper to find the Vendor Specific Extended Capability (VSEC) Shradha Todi
2025-03-03 17:22     ` Fan Ni
2025-02-21 13:15   ` [PATCH v7 3/5] Add debugfs based silicon debug support in DWC Shradha Todi
2025-02-23  8:51     ` Manivannan Sadhasivam
2025-03-03 17:48     ` Fan Ni
2025-03-03 19:46       ` Krzysztof Wilczyński
2025-03-03 20:50         ` Fan Ni
2025-03-04  6:44           ` Krzysztof Wilczyński
2025-03-04 14:54         ` Geert Uytterhoeven
2025-03-04 14:57         ` Geert Uytterhoeven
2025-03-04 15:46           ` Krzysztof Wilczyński
2025-03-04 16:52             ` Shradha Todi
2025-03-05  7:44               ` 'Krzysztof Wilczyński'
2025-03-05  9:04                 ` Shradha Todi
2025-03-04 17:11             ` Manivannan Sadhasivam
2025-03-04 17:58               ` Krzysztof Wilczyński
2025-03-05 17:38               ` Bjorn Helgaas
2025-03-05 18:28                 ` Manivannan Sadhasivam
2025-03-05 19:09                   ` Krzysztof Wilczyński
2025-03-05 21:57                     ` Krzysztof Wilczyński
2025-03-06  8:22                     ` Geert Uytterhoeven
2025-03-06  9:02                       ` Krzysztof Wilczyński
2025-03-07  9:37                         ` Shradha Todi
2025-03-04 15:18         ` Manivannan Sadhasivam
2025-02-21 13:15   ` [PATCH v7 4/5] Add debugfs based error injection " Shradha Todi
2025-02-23  8:53     ` Manivannan Sadhasivam
2025-03-03  9:52     ` Krzysztof Wilczyński
2025-03-04  6:50       ` Krzysztof Wilczyński
2025-03-04 15:29       ` Manivannan Sadhasivam
2025-03-04 15:35         ` Krzysztof Wilczyński
2025-03-04 17:00           ` Shradha Todi
2025-03-05  7:26             ` 'Krzysztof Wilczyński'
2025-03-03 17:53     ` Fan Ni
2025-02-21 13:15   ` [PATCH v7 5/5] Add debugfs based statistical counter " Shradha Todi
2025-02-23  8:54     ` Manivannan Sadhasivam
2025-03-03 18:02     ` Fan Ni
2025-03-03 19:42       ` Krzysztof Wilczyński
2025-03-03 21:03         ` Fan Ni
2025-03-04 15:32           ` Manivannan Sadhasivam
2025-03-04 17:10           ` Shradha Todi
2025-03-05  4:26             ` Fan Ni
2025-03-07  9:47               ` Shradha Todi [this message]
2025-02-24 17:08   ` [PATCH v7 0/5] Add support for debugfs based RAS DES feature in PCIe DW Niklas Cassel
2025-02-25  8:28     ` Manivannan Sadhasivam
2025-02-25 14:33       ` Krzysztof Wilczyński
2025-02-25 14:35       ` Niklas Cassel
2025-02-25 17:15         ` Manivannan Sadhasivam
2025-02-25 14:30   ` Krzysztof Wilczyński
2025-03-03 19:51     ` Krzysztof Wilczyński
2025-02-28 11:43   ` Hrishikesh Deleep
2025-03-03 20:00     ` Krzysztof Wilczyński

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to='075501db8f45$ff6f9620$fe4ec260$@samsung.com' \
    --to=shradha.t@samsung.com \
    --cc=18255117159@163.com \
    --cc=Jonathan.Cameron@huawei.com \
    --cc=a.manzanares@samsung.com \
    --cc=bhelgaas@google.com \
    --cc=cassel@kernel.org \
    --cc=jingoohan1@gmail.com \
    --cc=kw@linux.com \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linux-pci@vger.kernel.org \
    --cc=linux-perf-users@vger.kernel.org \
    --cc=lpieralisi@kernel.org \
    --cc=manivannan.sadhasivam@linaro.org \
    --cc=mark.rutland@arm.com \
    --cc=nifan.cxl@gmail.com \
    --cc=pankaj.dubey@samsung.com \
    --cc=renyu.zj@linux.alibaba.com \
    --cc=robh@kernel.org \
    --cc=will@kernel.org \
    --cc=xueshuai@linux.alibaba.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.