From: Andy Gross <agross@codeaurora.org>
To: linux-arm-msm@vger.kernel.org
Cc: linux-kernel@vger.kernel.org,
linux-arm-kernel@lists.infradead.org,
Bjorn Andersson <bjorn.andersson@sonymobile.com>,
devicetree@vger.kernel.org, Kumar Gala <galak@codeaurora.org>,
linux-soc@vger.kernel.org, Andy Gross <agross@codeaurora.org>
Subject: [PATCH 4/6] ARM: DT: ipq8064: Add TCSR support
Date: Tue, 27 Jan 2015 16:10:42 -0600 [thread overview]
Message-ID: <1422396644-21714-5-git-send-email-agross@codeaurora.org> (raw)
In-Reply-To: <1422396644-21714-1-git-send-email-agross@codeaurora.org>
This patch adds TCSR support for use by the GSBI to automatically configure ADM
CRCI values based on the GSBI port configuration.
Signed-off-by: Andy Gross <agross@codeaurora.org>
---
arch/arm/boot/dts/qcom-ipq8064.dtsi | 20 +++++++++++++++++---
1 file changed, 17 insertions(+), 3 deletions(-)
diff --git a/arch/arm/boot/dts/qcom-ipq8064.dtsi b/arch/arm/boot/dts/qcom-ipq8064.dtsi
index 63b2146..e47358d 100644
--- a/arch/arm/boot/dts/qcom-ipq8064.dtsi
+++ b/arch/arm/boot/dts/qcom-ipq8064.dtsi
@@ -119,7 +119,7 @@
};
gsbi2: gsbi@12480000 {
- compatible = "qcom,gsbi-v1.0.0";
+ compatible = "qcom,gsbi-ipq8064";
reg = <0x12480000 0x100>;
clocks = <&gcc GSBI2_H_CLK>;
clock-names = "iface";
@@ -128,6 +128,9 @@
ranges;
status = "disabled";
+ qcom,gsbi-num = <2>;
+ syscon-tcsr = <&tcsr>;
+
serial@12490000 {
compatible = "qcom,msm-uartdm-v1.3", "qcom,msm-uartdm";
reg = <0x12490000 0x1000>,
@@ -154,7 +157,7 @@
};
gsbi4: gsbi@16300000 {
- compatible = "qcom,gsbi-v1.0.0";
+ compatible = "qcom,gsbi-ipq8064";
reg = <0x16300000 0x100>;
clocks = <&gcc GSBI4_H_CLK>;
clock-names = "iface";
@@ -163,6 +166,9 @@
ranges;
status = "disabled";
+ qcom,gsbi-num = <4>;
+ syscon-tcsr = <&tcsr>;
+
serial@16340000 {
compatible = "qcom,msm-uartdm-v1.3", "qcom,msm-uartdm";
reg = <0x16340000 0x1000>,
@@ -188,7 +194,7 @@
};
gsbi5: gsbi@1a200000 {
- compatible = "qcom,gsbi-v1.0.0";
+ compatible = "qcom,gsbi-ipq8064";
reg = <0x1a200000 0x100>;
clocks = <&gcc GSBI5_H_CLK>;
clock-names = "iface";
@@ -197,6 +203,9 @@
ranges;
status = "disabled";
+ qcom,gsbi-num = <5>;
+ syscon-tcsr = <&tcsr>;
+
serial@1a240000 {
compatible = "qcom,msm-uartdm-v1.3", "qcom,msm-uartdm";
reg = <0x1a240000 0x1000>,
@@ -279,5 +288,10 @@
#clock-cells = <1>;
#reset-cells = <1>;
};
+
+ tcsr: syscon@1a400000 {
+ compatible = "qcom,tcsr-ipq8064", "syscon";
+ reg = <0x1a400000 0x100>;
+ };
};
};
--
The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum,
hosted by The Linux Foundation
WARNING: multiple messages have this Message-ID (diff)
From: agross@codeaurora.org (Andy Gross)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH 4/6] ARM: DT: ipq8064: Add TCSR support
Date: Tue, 27 Jan 2015 16:10:42 -0600 [thread overview]
Message-ID: <1422396644-21714-5-git-send-email-agross@codeaurora.org> (raw)
In-Reply-To: <1422396644-21714-1-git-send-email-agross@codeaurora.org>
This patch adds TCSR support for use by the GSBI to automatically configure ADM
CRCI values based on the GSBI port configuration.
Signed-off-by: Andy Gross <agross@codeaurora.org>
---
arch/arm/boot/dts/qcom-ipq8064.dtsi | 20 +++++++++++++++++---
1 file changed, 17 insertions(+), 3 deletions(-)
diff --git a/arch/arm/boot/dts/qcom-ipq8064.dtsi b/arch/arm/boot/dts/qcom-ipq8064.dtsi
index 63b2146..e47358d 100644
--- a/arch/arm/boot/dts/qcom-ipq8064.dtsi
+++ b/arch/arm/boot/dts/qcom-ipq8064.dtsi
@@ -119,7 +119,7 @@
};
gsbi2: gsbi at 12480000 {
- compatible = "qcom,gsbi-v1.0.0";
+ compatible = "qcom,gsbi-ipq8064";
reg = <0x12480000 0x100>;
clocks = <&gcc GSBI2_H_CLK>;
clock-names = "iface";
@@ -128,6 +128,9 @@
ranges;
status = "disabled";
+ qcom,gsbi-num = <2>;
+ syscon-tcsr = <&tcsr>;
+
serial at 12490000 {
compatible = "qcom,msm-uartdm-v1.3", "qcom,msm-uartdm";
reg = <0x12490000 0x1000>,
@@ -154,7 +157,7 @@
};
gsbi4: gsbi at 16300000 {
- compatible = "qcom,gsbi-v1.0.0";
+ compatible = "qcom,gsbi-ipq8064";
reg = <0x16300000 0x100>;
clocks = <&gcc GSBI4_H_CLK>;
clock-names = "iface";
@@ -163,6 +166,9 @@
ranges;
status = "disabled";
+ qcom,gsbi-num = <4>;
+ syscon-tcsr = <&tcsr>;
+
serial at 16340000 {
compatible = "qcom,msm-uartdm-v1.3", "qcom,msm-uartdm";
reg = <0x16340000 0x1000>,
@@ -188,7 +194,7 @@
};
gsbi5: gsbi at 1a200000 {
- compatible = "qcom,gsbi-v1.0.0";
+ compatible = "qcom,gsbi-ipq8064";
reg = <0x1a200000 0x100>;
clocks = <&gcc GSBI5_H_CLK>;
clock-names = "iface";
@@ -197,6 +203,9 @@
ranges;
status = "disabled";
+ qcom,gsbi-num = <5>;
+ syscon-tcsr = <&tcsr>;
+
serial at 1a240000 {
compatible = "qcom,msm-uartdm-v1.3", "qcom,msm-uartdm";
reg = <0x1a240000 0x1000>,
@@ -279,5 +288,10 @@
#clock-cells = <1>;
#reset-cells = <1>;
};
+
+ tcsr: syscon at 1a400000 {
+ compatible = "qcom,tcsr-ipq8064", "syscon";
+ reg = <0x1a400000 0x100>;
+ };
};
};
--
The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum,
hosted by The Linux Foundation
next prev parent reply other threads:[~2015-01-27 22:10 UTC|newest]
Thread overview: 32+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-01-27 22:10 [PATCH 0/6] GSBI CRCI Autoconfiguration Support Andy Gross
2015-01-27 22:10 ` Andy Gross
2015-01-27 22:10 ` [PATCH 1/6] soc: qcom: gsbi: Add support for ADM CRCI muxing Andy Gross
2015-01-27 22:10 ` Andy Gross
2015-01-28 3:11 ` Bjorn Andersson
2015-01-28 3:11 ` Bjorn Andersson
2015-01-28 17:26 ` Andy Gross
2015-01-28 17:26 ` Andy Gross
2015-01-28 9:05 ` Stanimir Varbanov
2015-01-28 9:05 ` Stanimir Varbanov
2015-01-28 9:05 ` Stanimir Varbanov
2015-01-28 17:27 ` Andy Gross
2015-01-28 17:27 ` Andy Gross
2015-01-28 17:27 ` Andy Gross
2015-01-29 2:11 ` Stephen Boyd
2015-01-29 2:11 ` Stephen Boyd
2015-01-29 5:41 ` Andy Gross
2015-01-29 5:41 ` Andy Gross
2015-01-29 6:45 ` Stephen Boyd
2015-01-29 6:45 ` Stephen Boyd
2015-01-27 22:10 ` [PATCH 2/6] mfd: qcom,tcsr: Add device tree binding for TCSR Andy Gross
2015-01-27 22:10 ` Andy Gross
2015-01-27 22:10 ` Andy Gross
[not found] ` <1422396644-21714-1-git-send-email-agross-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org>
2015-01-27 22:10 ` [PATCH 3/6] ARM: DT: apq8064: Add TCSR support Andy Gross
2015-01-27 22:10 ` Andy Gross
2015-01-27 22:10 ` Andy Gross
2015-01-27 22:10 ` Andy Gross [this message]
2015-01-27 22:10 ` [PATCH 4/6] ARM: DT: ipq8064: " Andy Gross
2015-01-27 22:10 ` [PATCH 5/6] ARM: DT: msm8660: " Andy Gross
2015-01-27 22:10 ` Andy Gross
2015-01-27 22:10 ` [PATCH 6/6] ARM: DT: msm8960: " Andy Gross
2015-01-27 22:10 ` Andy Gross
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1422396644-21714-5-git-send-email-agross@codeaurora.org \
--to=agross@codeaurora.org \
--cc=bjorn.andersson@sonymobile.com \
--cc=devicetree@vger.kernel.org \
--cc=galak@codeaurora.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-soc@vger.kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.