From: Andy Shevchenko <andriy.shevchenko@linux.intel.com>
To: Mika Westerberg <mika.westerberg@linux.intel.com>,
Tan Jui Nee <jui.nee.tan@intel.com>
Cc: heikki.krogerus@linux.intel.com, tglx@linutronix.de,
mingo@redhat.com, hpa@zytor.com, x86@kernel.org,
ptyser@xes-inc.com, lee.jones@linaro.org,
linux-gpio@vger.kernel.org, linux-kernel@vger.kernel.org,
jonathan.yong@intel.com, ong.hock.yu@intel.com,
weifeng.voon@intel.com, wan.ahmad.zainie.wan.mohamad@intel.com
Subject: Re: [PATCH v3 2/3] x86/platform/p2sb: New Primary to Sideband bridge support driver for Intel SOC's
Date: Mon, 13 Jun 2016 16:54:31 +0300 [thread overview]
Message-ID: <1465826071.30123.18.camel@linux.intel.com> (raw)
In-Reply-To: <20160609140538.GL1791@lahna.fi.intel.com>
On Thu, 2016-06-09 at 17:05 +0300, Mika Westerberg wrote:
> On Tue, Jun 07, 2016 at 02:55:52PM +0800, Tan Jui Nee wrote:
> > From: Andy Shevchenko <andriy.shevchenko@linux.intel.com>
> >
> > There is already one and at least one more user coming which
> > require an access to Primary to Sideband bridge (P2SB) in order
> > to get IO or MMIO bar hidden by BIOS.
> > Create a driver to access P2SB for x86 devices.
> >
> > Signed-off-by: Yong, Jonathan <jonathan.yong@intel.com>
> > Signed-off-by: Andy Shevchenko <andriy.shevchenko@linux.intel.com>
> > ---
> > arch/x86/Kconfig | 14 ++++++
> > arch/x86/include/asm/p2sb.h | 27 +++++++++++
> > arch/x86/platform/intel/Makefile | 1 +
> > arch/x86/platform/intel/p2sb.c | 99
> > ++++++++++++++++++++++++++++++++++++++++
> > 4 files changed, 141 insertions(+)
> > create mode 100644 arch/x86/include/asm/p2sb.h
> > create mode 100644 arch/x86/platform/intel/p2sb.c
> >
> > diff --git a/arch/x86/Kconfig b/arch/x86/Kconfig
> > index 2dc18605..589045e 100644
> > --- a/arch/x86/Kconfig
> > +++ b/arch/x86/Kconfig
> > @@ -606,6 +606,20 @@ config IOSF_MBI_DEBUG
> >
> > If you don't require the option or are in doubt, say N.
> >
> > +config X86_INTEL_NON_ACPI
> > + bool "Enable support non-ACPI Intel platforms"
> > + select PINCTRL
> > + ---help---
> > + Select this option to enables MMIO BAR access over the
> > P2SB for
> > + non-ACPI Intel SoC platforms. This driver uses the P2SB
> > hide/unhide
> > + mechanism cooperatively to pass the PCI BAR address to
> > the platform
> > + driver, currently GPIO on the following SoC products.
> > + - Apollo Lake
>
> Why do we need Kconfig option for this?
In one of previous review I was wondering how we could not to build this
at all. I don't like this option either.
>
> I think better is to make P2SB available on CPUs which have one, and
> that can be detected runtime. If P2SB is not available then p2sb_bar()
> returns -ENODEV.
Would work to me, though still the same question: is it possible to
avoid building it on even most of Intel platforms, since there, I
assume, will be not many users of the module?
--
Andy Shevchenko <andriy.shevchenko@linux.intel.com>
Intel Finland Oy
--
To unsubscribe from this list: send the line "unsubscribe linux-gpio" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
WARNING: multiple messages have this Message-ID (diff)
From: Andy Shevchenko <andriy.shevchenko@linux.intel.com>
To: Mika Westerberg <mika.westerberg@linux.intel.com>,
Tan Jui Nee <jui.nee.tan@intel.com>
Cc: heikki.krogerus@linux.intel.com, tglx@linutronix.de,
mingo@redhat.com, hpa@zytor.com, x86@kernel.org,
ptyser@xes-inc.com, lee.jones@linaro.org,
linux-gpio@vger.kernel.org, linux-kernel@vger.kernel.org,
jonathan.yong@intel.com, ong.hock.yu@intel.com,
weifeng.voon@intel.com, wan.ahmad.zainie.wan.mohamad@intel.com
Subject: Re: [PATCH v3 2/3] x86/platform/p2sb: New Primary to Sideband bridge support driver for Intel SOC's
Date: Mon, 13 Jun 2016 16:54:31 +0300 [thread overview]
Message-ID: <1465826071.30123.18.camel@linux.intel.com> (raw)
In-Reply-To: <20160609140538.GL1791@lahna.fi.intel.com>
On Thu, 2016-06-09 at 17:05 +0300, Mika Westerberg wrote:
> On Tue, Jun 07, 2016 at 02:55:52PM +0800, Tan Jui Nee wrote:
> > From: Andy Shevchenko <andriy.shevchenko@linux.intel.com>
> >
> > There is already one and at least one more user coming which
> > require an access to Primary to Sideband bridge (P2SB) in order
> > to get IO or MMIO bar hidden by BIOS.
> > Create a driver to access P2SB for x86 devices.
> >
> > Signed-off-by: Yong, Jonathan <jonathan.yong@intel.com>
> > Signed-off-by: Andy Shevchenko <andriy.shevchenko@linux.intel.com>
> > ---
> > arch/x86/Kconfig | 14 ++++++
> > arch/x86/include/asm/p2sb.h | 27 +++++++++++
> > arch/x86/platform/intel/Makefile | 1 +
> > arch/x86/platform/intel/p2sb.c | 99
> > ++++++++++++++++++++++++++++++++++++++++
> > 4 files changed, 141 insertions(+)
> > create mode 100644 arch/x86/include/asm/p2sb.h
> > create mode 100644 arch/x86/platform/intel/p2sb.c
> >
> > diff --git a/arch/x86/Kconfig b/arch/x86/Kconfig
> > index 2dc18605..589045e 100644
> > --- a/arch/x86/Kconfig
> > +++ b/arch/x86/Kconfig
> > @@ -606,6 +606,20 @@ config IOSF_MBI_DEBUG
> >
> > If you don't require the option or are in doubt, say N.
> >
> > +config X86_INTEL_NON_ACPI
> > + bool "Enable support non-ACPI Intel platforms"
> > + select PINCTRL
> > + ---help---
> > + Select this option to enables MMIO BAR access over the
> > P2SB for
> > + non-ACPI Intel SoC platforms. This driver uses the P2SB
> > hide/unhide
> > + mechanism cooperatively to pass the PCI BAR address to
> > the platform
> > + driver, currently GPIO on the following SoC products.
> > + - Apollo Lake
>
> Why do we need Kconfig option for this?
In one of previous review I was wondering how we could not to build this
at all. I don't like this option either.
>
> I think better is to make P2SB available on CPUs which have one, and
> that can be detected runtime. If P2SB is not available then p2sb_bar()
> returns -ENODEV.
Would work to me, though still the same question: is it possible to
avoid building it on even most of Intel platforms, since there, I
assume, will be not many users of the module?
--
Andy Shevchenko <andriy.shevchenko@linux.intel.com>
Intel Finland Oy
next prev parent reply other threads:[~2016-06-13 13:53 UTC|newest]
Thread overview: 19+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-06-07 6:55 [PATCH v3 0/3] pinctrl/broxton: enable platform device in the absent of ACPI enumeration Tan Jui Nee
2016-06-07 6:55 ` [PATCH v3 1/3] " Tan Jui Nee
2016-06-09 14:01 ` Mika Westerberg
2016-06-14 7:08 ` Linus Walleij
2016-06-21 5:02 ` Tan, Jui Nee
2016-06-07 6:55 ` [PATCH v3 2/3] x86/platform/p2sb: New Primary to Sideband bridge support driver for Intel SOC's Tan Jui Nee
2016-06-09 14:05 ` Mika Westerberg
2016-06-13 13:54 ` Andy Shevchenko [this message]
2016-06-13 13:54 ` Andy Shevchenko
2016-06-13 14:25 ` Mika Westerberg
2016-06-13 15:19 ` Andy Shevchenko
2016-06-13 15:59 ` Mika Westerberg
2016-06-13 15:59 ` Mika Westerberg
2016-06-21 5:03 ` Tan, Jui Nee
2016-06-21 7:23 ` Mika Westerberg
2016-06-28 7:44 ` Tan, Jui Nee
2016-06-07 6:55 ` [PATCH v3 3/3] mfd: lpc_ich: Add support for Intel Apollo Lake GPIO pinctrl in non-ACPI system Tan Jui Nee
2016-06-09 15:55 ` Lee Jones
2016-06-21 5:02 ` Tan, Jui Nee
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1465826071.30123.18.camel@linux.intel.com \
--to=andriy.shevchenko@linux.intel.com \
--cc=heikki.krogerus@linux.intel.com \
--cc=hpa@zytor.com \
--cc=jonathan.yong@intel.com \
--cc=jui.nee.tan@intel.com \
--cc=lee.jones@linaro.org \
--cc=linux-gpio@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=mika.westerberg@linux.intel.com \
--cc=mingo@redhat.com \
--cc=ong.hock.yu@intel.com \
--cc=ptyser@xes-inc.com \
--cc=tglx@linutronix.de \
--cc=wan.ahmad.zainie.wan.mohamad@intel.com \
--cc=weifeng.voon@intel.com \
--cc=x86@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.