From: Huacai Chen <chenhc@lemote.com>
To: Ralf Baechle <ralf@linux-mips.org>
Cc: James Hogan <james.hogan@mips.com>,
linux-mips@linux-mips.org, Fuxin Zhang <zhangfx@lemote.com>,
Zhangjin Wu <wuzhangjin@gmail.com>,
Huacai Chen <chenhuacai@gmail.com>,
Huacai Chen <chenhc@lemote.com>
Subject: [PATCH V3 00/10] MIPS: Loongson: new features and improvements
Date: Sat, 28 Apr 2018 11:21:24 +0800 [thread overview]
Message-ID: <1524885694-18132-1-git-send-email-chenhc@lemote.com> (raw)
This patchset is prepared for the next 4.18 release for Linux/MIPS. It
add Loongson-3A R3.1 support, enable Loongson-3's SFB at runtime, adds
"model name" and "CPU MHz" knobs in /proc/cpuinfo which is needed by
some userspace tools, adds Loongson-3 kexec/kdump support, fixes CPU
UART irq delivery problem, and introduces WAR_LLSC_MB to improve
stability.
V1 -> V2:
1, Add Loongson-3A R3.1 basic support.
2, Fix CPU UART irq delivery problem.
3, Improve code and descriptions (Thank James Hogan).
4, Sync the code to upstream.
V2 -> V3:
1, Remove merged patches.
2, Improve code and descriptions (Thank James Hogan).
3, Sync the code to upstream.
Huacai Chen(10):
MIPS: Loongson: Add Loongson-3A R3.1 basic support.
MIPS: Loongson-3: Define and use some CP0 registers.
MIPS: Loongson-3: Enable Store Fill Buffer at runtime.
MIPS: c-r4k: Add r4k_blast_scache_node for Loongson-3.
MIPS: Ensure pmd_present() returns false after pmd_mknotpresent().
MIPS: Add __cpu_full_name[] to make CPU names more human-readable.
MIPS: Align kernel load address to 64KB.
MIPS: Loongson: Add kexec/kdump support.
MIPS: Loongson-3: Fix CPU UART irq delivery problem.
MIPS: Loongson: Introduce and use WAR_LLSC_MB.
Signed-off-by: Huacai Chen <chenhc@lemote.com>
---
arch/mips/boot/compressed/calc_vmlinuz_load_addr.c | 7 +-
arch/mips/include/asm/atomic.h | 18 +++-
arch/mips/include/asm/barrier.h | 6 ++
arch/mips/include/asm/bitops.h | 15 +++
arch/mips/include/asm/cmpxchg.h | 9 +-
arch/mips/include/asm/cpu-info.h | 2 +
arch/mips/include/asm/cpu.h | 51 ++++-----
arch/mips/include/asm/edac.h | 5 +-
arch/mips/include/asm/futex.h | 18 ++--
arch/mips/include/asm/io.h | 2 +-
arch/mips/include/asm/kexec.h | 15 +++
arch/mips/include/asm/local.h | 10 +-
arch/mips/include/asm/mach-loongson64/boot_param.h | 1 +
.../asm/mach-loongson64/kernel-entry-init.h | 40 ++++---
arch/mips/include/asm/mach-loongson64/mmzone.h | 1 +
arch/mips/include/asm/mipsregs.h | 2 +
arch/mips/include/asm/mmzone.h | 8 ++
arch/mips/include/asm/pgtable-64.h | 5 +
arch/mips/include/asm/pgtable.h | 5 +-
arch/mips/include/asm/r4kcache.h | 25 +++++
arch/mips/include/asm/time.h | 2 +
arch/mips/kernel/cpu-probe.c | 28 +++--
arch/mips/kernel/proc.c | 7 ++
arch/mips/kernel/relocate_kernel.S | 26 +++++
arch/mips/kernel/syscall.c | 2 +
arch/mips/kernel/time.c | 2 +
arch/mips/loongson64/Platform | 3 +
arch/mips/loongson64/common/env.c | 23 +++-
arch/mips/loongson64/common/reset.c | 120 +++++++++++++++++++++
arch/mips/loongson64/loongson-3/irq.c | 41 +------
arch/mips/loongson64/loongson-3/smp.c | 9 +-
arch/mips/loongson64/loongson-3/smp.h | 1 +
arch/mips/mm/c-r4k.c | 44 ++++++--
arch/mips/mm/tlbex.c | 11 ++
drivers/platform/mips/cpu_hwmon.c | 3 +-
35 files changed, 452 insertions(+), 115 deletions(-)
--
2.7.0
next reply other threads:[~2018-04-28 3:18 UTC|newest]
Thread overview: 18+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-04-28 3:21 Huacai Chen [this message]
2018-04-28 3:21 ` [PATCH V3 01/10] MIPS: Loongson: Add Loongson-3A R3.1 basic support Huacai Chen
2018-07-24 1:35 ` Paul Burton
2018-04-28 3:21 ` [PATCH V3 02/10] MIPS: Loongson64: Define and use some CP0 registers Huacai Chen
2018-07-24 1:36 ` Paul Burton
2018-04-28 3:21 ` [PATCH V3 03/10] MIPS: Loongson-3: Enable Store Fill Buffer at runtime Huacai Chen
2018-06-18 21:05 ` Paul Burton
2018-06-18 21:05 ` Paul Burton
[not found] ` <tencent_3C127D3D5620B83833D77E8A@qq.com>
2018-07-24 1:21 ` [PATCH V3 03/10] MIPS: Loongson-3: Enable Store Fill Buffer atruntime Paul Burton
2018-07-25 2:08 ` Huacai Chen
2018-07-25 2:21 ` Paul Burton
2018-04-28 3:21 ` [PATCH V3 04/10] MIPS: c-r4k: Add r4k_blast_scache_node for Loongson-3 Huacai Chen
2018-04-28 3:21 ` [PATCH V3 05/10] MIPS: Ensure pmd_present() returns false after pmd_mknotpresent() Huacai Chen
2018-04-28 3:21 ` [PATCH V3 06/10] MIPS: Add __cpu_full_name[] to make CPU names more human-readable Huacai Chen
2018-04-28 3:21 ` [PATCH V3 07/10] MIPS: Align kernel load address to 64KB Huacai Chen
2018-04-28 3:21 ` [PATCH V3 08/10] MIPS: Loongson64: Add kexec/kdump support Huacai Chen
2018-04-28 3:21 ` [PATCH V3 09/10] MIPS: Loongson-3: Fix CPU UART irq delivery problem Huacai Chen
2018-04-28 3:21 ` [PATCH V3 10/10] MIPS: Loongson: Introduce and use WAR_LLSC_MB Huacai Chen
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1524885694-18132-1-git-send-email-chenhc@lemote.com \
--to=chenhc@lemote.com \
--cc=chenhuacai@gmail.com \
--cc=james.hogan@mips.com \
--cc=linux-mips@linux-mips.org \
--cc=ralf@linux-mips.org \
--cc=wuzhangjin@gmail.com \
--cc=zhangfx@lemote.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.