From: Vinod Koul <vkoul@kernel.org>
To: kishon@kernel.org, heiko@sntech.de,
cristian.ciocaltea@collabora.com, andy.yan@rock-chips.com,
Algea Cao <algea.cao@rock-chips.com>
Cc: linux-phy@lists.infradead.org,
linux-arm-kernel@lists.infradead.org,
linux-rockchip@lists.infradead.org,
linux-kernel@vger.kernel.org
Subject: Re: [PATCH v2] phy: phy-rockchip-samsung-hdptx: Fix PHY PLL output 50.25MHz error
Date: Wed, 14 May 2025 12:31:46 +0100 [thread overview]
Message-ID: <174722230604.74407.7449753819890518835.b4-ty@kernel.org> (raw)
In-Reply-To: <20250427095124.3354439-1-algea.cao@rock-chips.com>
On Sun, 27 Apr 2025 17:51:24 +0800, Algea Cao wrote:
> When using HDMI PLL frequency division coefficient at 50.25MHz
> that is calculated by rk_hdptx_phy_clk_pll_calc(), it fails to
> get PHY LANE lock. Although the calculated values are within the
> allowable range of PHY PLL configuration.
>
> In order to fix the PHY LANE lock error and provide the expected
> 50.25MHz output, manually compute the required PHY PLL frequency
> division coefficient and add it to ropll_tmds_cfg configuration
> table.
>
> [...]
Applied, thanks!
[1/1] phy: phy-rockchip-samsung-hdptx: Fix PHY PLL output 50.25MHz error
commit: f9475055b11c0c70979bd1667a76b2ebae638eb7
Best regards,
--
~Vinod
WARNING: multiple messages have this Message-ID (diff)
From: Vinod Koul <vkoul@kernel.org>
To: kishon@kernel.org, heiko@sntech.de,
cristian.ciocaltea@collabora.com, andy.yan@rock-chips.com,
Algea Cao <algea.cao@rock-chips.com>
Cc: linux-phy@lists.infradead.org,
linux-arm-kernel@lists.infradead.org,
linux-rockchip@lists.infradead.org,
linux-kernel@vger.kernel.org
Subject: Re: [PATCH v2] phy: phy-rockchip-samsung-hdptx: Fix PHY PLL output 50.25MHz error
Date: Wed, 14 May 2025 12:31:46 +0100 [thread overview]
Message-ID: <174722230604.74407.7449753819890518835.b4-ty@kernel.org> (raw)
In-Reply-To: <20250427095124.3354439-1-algea.cao@rock-chips.com>
On Sun, 27 Apr 2025 17:51:24 +0800, Algea Cao wrote:
> When using HDMI PLL frequency division coefficient at 50.25MHz
> that is calculated by rk_hdptx_phy_clk_pll_calc(), it fails to
> get PHY LANE lock. Although the calculated values are within the
> allowable range of PHY PLL configuration.
>
> In order to fix the PHY LANE lock error and provide the expected
> 50.25MHz output, manually compute the required PHY PLL frequency
> division coefficient and add it to ropll_tmds_cfg configuration
> table.
>
> [...]
Applied, thanks!
[1/1] phy: phy-rockchip-samsung-hdptx: Fix PHY PLL output 50.25MHz error
commit: f9475055b11c0c70979bd1667a76b2ebae638eb7
Best regards,
--
~Vinod
--
linux-phy mailing list
linux-phy@lists.infradead.org
https://lists.infradead.org/mailman/listinfo/linux-phy
WARNING: multiple messages have this Message-ID (diff)
From: Vinod Koul <vkoul@kernel.org>
To: kishon@kernel.org, heiko@sntech.de,
cristian.ciocaltea@collabora.com, andy.yan@rock-chips.com,
Algea Cao <algea.cao@rock-chips.com>
Cc: linux-phy@lists.infradead.org,
linux-arm-kernel@lists.infradead.org,
linux-rockchip@lists.infradead.org,
linux-kernel@vger.kernel.org
Subject: Re: [PATCH v2] phy: phy-rockchip-samsung-hdptx: Fix PHY PLL output 50.25MHz error
Date: Wed, 14 May 2025 12:31:46 +0100 [thread overview]
Message-ID: <174722230604.74407.7449753819890518835.b4-ty@kernel.org> (raw)
In-Reply-To: <20250427095124.3354439-1-algea.cao@rock-chips.com>
On Sun, 27 Apr 2025 17:51:24 +0800, Algea Cao wrote:
> When using HDMI PLL frequency division coefficient at 50.25MHz
> that is calculated by rk_hdptx_phy_clk_pll_calc(), it fails to
> get PHY LANE lock. Although the calculated values are within the
> allowable range of PHY PLL configuration.
>
> In order to fix the PHY LANE lock error and provide the expected
> 50.25MHz output, manually compute the required PHY PLL frequency
> division coefficient and add it to ropll_tmds_cfg configuration
> table.
>
> [...]
Applied, thanks!
[1/1] phy: phy-rockchip-samsung-hdptx: Fix PHY PLL output 50.25MHz error
commit: f9475055b11c0c70979bd1667a76b2ebae638eb7
Best regards,
--
~Vinod
_______________________________________________
Linux-rockchip mailing list
Linux-rockchip@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-rockchip
next prev parent reply other threads:[~2025-05-14 13:53 UTC|newest]
Thread overview: 18+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-04-27 9:51 [PATCH v2] phy: phy-rockchip-samsung-hdptx: Fix PHY PLL output 50.25MHz error Algea Cao
2025-04-27 9:51 ` Algea Cao
2025-04-27 9:51 ` Algea Cao
2025-05-01 12:29 ` Heiko Stübner
2025-05-01 12:29 ` Heiko Stübner
2025-05-01 12:29 ` Heiko Stübner
2025-05-14 11:31 ` Vinod Koul [this message]
2025-05-14 11:31 ` Vinod Koul
2025-05-14 11:31 ` Vinod Koul
2025-05-16 15:36 ` Diederik de Haas
2025-05-16 15:36 ` Diederik de Haas
2025-05-16 15:36 ` Diederik de Haas
2025-05-16 16:02 ` Cristian Ciocaltea
2025-05-16 16:02 ` Cristian Ciocaltea
2025-05-16 16:02 ` Cristian Ciocaltea
2025-05-16 16:28 ` Diederik de Haas
2025-05-16 16:28 ` Diederik de Haas
2025-05-16 16:28 ` Diederik de Haas
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=174722230604.74407.7449753819890518835.b4-ty@kernel.org \
--to=vkoul@kernel.org \
--cc=algea.cao@rock-chips.com \
--cc=andy.yan@rock-chips.com \
--cc=cristian.ciocaltea@collabora.com \
--cc=heiko@sntech.de \
--cc=kishon@kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-phy@lists.infradead.org \
--cc=linux-rockchip@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.