From: Roger Quadros <rogerq@kernel.org>
To: Siddharth Vadapalli <s-vadapalli@ti.com>,
nm@ti.com, vigneshr@ti.com, afd@ti.com, kristo@kernel.org,
robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org
Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
linux-arm-kernel@lists.infradead.org, u-kumar1@ti.com,
danishanwar@ti.com, srk@ti.com
Subject: Re: [PATCH v3 5/7] arm64: dts: ti: k3-j722s: Add lane mux for Serdes1
Date: Tue, 28 May 2024 15:23:32 +0300 [thread overview]
Message-ID: <1e6242a1-2dc5-4f88-9cbb-eb14a27cccc4@kernel.org> (raw)
In-Reply-To: <20240524090514.152727-6-s-vadapalli@ti.com>
On 24/05/2024 12:05, Siddharth Vadapalli wrote:
> The Serdes1 instance of Serdes on J722S SoC can be muxed between PCIe0
Please use SERDES insted of Serdes or serdes as it is an abbreviation.
> and SGMII1. Update the "serdes_ln_ctrl" node adding support for the lane
> mux of Serdes1. Additionally, set the default muxing for Serdes1 Lane0 to
> PCIe0.
>
> Signed-off-by: Siddharth Vadapalli <s-vadapalli@ti.com>
> ---
> Current patch is v1. No changelog.
>
> arch/arm64/boot/dts/ti/k3-j722s-evm.dts | 3 ++-
> arch/arm64/boot/dts/ti/k3-j722s-main.dtsi | 5 +++--
> 2 files changed, 5 insertions(+), 3 deletions(-)
>
> diff --git a/arch/arm64/boot/dts/ti/k3-j722s-evm.dts b/arch/arm64/boot/dts/ti/k3-j722s-evm.dts
> index a3bda39cc223..16c6ab8ee07e 100644
> --- a/arch/arm64/boot/dts/ti/k3-j722s-evm.dts
> +++ b/arch/arm64/boot/dts/ti/k3-j722s-evm.dts
> @@ -401,7 +401,8 @@ &sdhci1 {
> };
>
> &serdes_ln_ctrl {
> - idle-states = <J722S_SERDES0_LANE0_USB>;
> + idle-states = <J722S_SERDES0_LANE0_USB>,
> + <J722S_SERDES1_LANE0_PCIE0_LANE0>;
> };
>
> &serdes0 {
> diff --git a/arch/arm64/boot/dts/ti/k3-j722s-main.dtsi b/arch/arm64/boot/dts/ti/k3-j722s-main.dtsi
> index b069cecebfd9..48b77e476c77 100644
> --- a/arch/arm64/boot/dts/ti/k3-j722s-main.dtsi
> +++ b/arch/arm64/boot/dts/ti/k3-j722s-main.dtsi
> @@ -96,8 +96,9 @@ usb1: usb@31200000{
> &main_conf {
> serdes_ln_ctrl: mux-controller@4080 {
> compatible = "reg-mux";
> - reg = <0x4080 0x4>;
> + reg = <0x4080 0x14>;
> #mux-control-cells = <1>;
> - mux-reg-masks = <0x0 0x3>; /* SERDES0 lane0 select */
> + mux-reg-masks = <0x0 0x3>, /* SERDES0 lane0 select */
> + <0x10 0x3>; /* SERDES1 lane0 select */
Why not introduce this right in the patch where you add serdes_ln_ctrl mux node?
> };
> };
--
cheers,
-roger
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
WARNING: multiple messages have this Message-ID (diff)
From: Roger Quadros <rogerq@kernel.org>
To: Siddharth Vadapalli <s-vadapalli@ti.com>,
nm@ti.com, vigneshr@ti.com, afd@ti.com, kristo@kernel.org,
robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org
Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
linux-arm-kernel@lists.infradead.org, u-kumar1@ti.com,
danishanwar@ti.com, srk@ti.com
Subject: Re: [PATCH v3 5/7] arm64: dts: ti: k3-j722s: Add lane mux for Serdes1
Date: Tue, 28 May 2024 15:23:32 +0300 [thread overview]
Message-ID: <1e6242a1-2dc5-4f88-9cbb-eb14a27cccc4@kernel.org> (raw)
In-Reply-To: <20240524090514.152727-6-s-vadapalli@ti.com>
On 24/05/2024 12:05, Siddharth Vadapalli wrote:
> The Serdes1 instance of Serdes on J722S SoC can be muxed between PCIe0
Please use SERDES insted of Serdes or serdes as it is an abbreviation.
> and SGMII1. Update the "serdes_ln_ctrl" node adding support for the lane
> mux of Serdes1. Additionally, set the default muxing for Serdes1 Lane0 to
> PCIe0.
>
> Signed-off-by: Siddharth Vadapalli <s-vadapalli@ti.com>
> ---
> Current patch is v1. No changelog.
>
> arch/arm64/boot/dts/ti/k3-j722s-evm.dts | 3 ++-
> arch/arm64/boot/dts/ti/k3-j722s-main.dtsi | 5 +++--
> 2 files changed, 5 insertions(+), 3 deletions(-)
>
> diff --git a/arch/arm64/boot/dts/ti/k3-j722s-evm.dts b/arch/arm64/boot/dts/ti/k3-j722s-evm.dts
> index a3bda39cc223..16c6ab8ee07e 100644
> --- a/arch/arm64/boot/dts/ti/k3-j722s-evm.dts
> +++ b/arch/arm64/boot/dts/ti/k3-j722s-evm.dts
> @@ -401,7 +401,8 @@ &sdhci1 {
> };
>
> &serdes_ln_ctrl {
> - idle-states = <J722S_SERDES0_LANE0_USB>;
> + idle-states = <J722S_SERDES0_LANE0_USB>,
> + <J722S_SERDES1_LANE0_PCIE0_LANE0>;
> };
>
> &serdes0 {
> diff --git a/arch/arm64/boot/dts/ti/k3-j722s-main.dtsi b/arch/arm64/boot/dts/ti/k3-j722s-main.dtsi
> index b069cecebfd9..48b77e476c77 100644
> --- a/arch/arm64/boot/dts/ti/k3-j722s-main.dtsi
> +++ b/arch/arm64/boot/dts/ti/k3-j722s-main.dtsi
> @@ -96,8 +96,9 @@ usb1: usb@31200000{
> &main_conf {
> serdes_ln_ctrl: mux-controller@4080 {
> compatible = "reg-mux";
> - reg = <0x4080 0x4>;
> + reg = <0x4080 0x14>;
> #mux-control-cells = <1>;
> - mux-reg-masks = <0x0 0x3>; /* SERDES0 lane0 select */
> + mux-reg-masks = <0x0 0x3>, /* SERDES0 lane0 select */
> + <0x10 0x3>; /* SERDES1 lane0 select */
Why not introduce this right in the patch where you add serdes_ln_ctrl mux node?
> };
> };
--
cheers,
-roger
next prev parent reply other threads:[~2024-05-28 12:23 UTC|newest]
Thread overview: 44+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-05-24 9:05 [PATCH v3 0/7] Add PCIe and USB device-tree support for J722S Siddharth Vadapalli
2024-05-24 9:05 ` Siddharth Vadapalli
2024-05-24 9:05 ` [PATCH v3 1/7] arm64: dts: ti: k3-j722s-main: Add support for SERDES0 Siddharth Vadapalli
2024-05-24 9:05 ` Siddharth Vadapalli
2024-05-28 12:09 ` Roger Quadros
2024-05-28 12:09 ` Roger Quadros
2024-05-28 12:30 ` Siddharth Vadapalli
2024-05-28 12:30 ` Siddharth Vadapalli
2024-05-24 9:05 ` [PATCH v3 2/7] arm64: dts: ti: k3-j722s-main: Redefine USB1 node description Siddharth Vadapalli
2024-05-24 9:05 ` Siddharth Vadapalli
2024-05-28 12:15 ` Roger Quadros
2024-05-28 12:15 ` Roger Quadros
2024-05-28 12:37 ` Siddharth Vadapalli
2024-05-28 12:37 ` Siddharth Vadapalli
2024-05-24 9:05 ` [PATCH v3 3/7] arm64: dts: ti: k3-j722s-evm: Update USB0 and USB1 Siddharth Vadapalli
2024-05-24 9:05 ` Siddharth Vadapalli
2024-05-28 12:18 ` Roger Quadros
2024-05-28 12:18 ` Roger Quadros
2024-05-28 12:40 ` Siddharth Vadapalli
2024-05-28 12:40 ` Siddharth Vadapalli
2024-05-24 9:05 ` [PATCH v3 4/7] arm64: dts: ti: k3-serdes: Add Serdes1 lane-muxing macros for J722S Siddharth Vadapalli
2024-05-24 9:05 ` Siddharth Vadapalli
2024-05-28 12:19 ` Roger Quadros
2024-05-28 12:19 ` Roger Quadros
2024-05-28 12:40 ` Siddharth Vadapalli
2024-05-28 12:40 ` Siddharth Vadapalli
2024-05-24 9:05 ` [PATCH v3 5/7] arm64: dts: ti: k3-j722s: Add lane mux for Serdes1 Siddharth Vadapalli
2024-05-24 9:05 ` Siddharth Vadapalli
2024-05-28 12:23 ` Roger Quadros [this message]
2024-05-28 12:23 ` Roger Quadros
2024-05-28 12:42 ` Siddharth Vadapalli
2024-05-28 12:42 ` Siddharth Vadapalli
2024-05-24 9:05 ` [PATCH v3 6/7] arm64: dts: ti: k3-j722s-main: Add WIZ1 and Serdes1 nodes Siddharth Vadapalli
2024-05-24 9:05 ` Siddharth Vadapalli
2024-05-28 12:24 ` Roger Quadros
2024-05-28 12:24 ` Roger Quadros
2024-05-28 12:43 ` Siddharth Vadapalli
2024-05-28 12:43 ` Siddharth Vadapalli
2024-05-24 9:05 ` [PATCH v3 7/7] arm64: dts: ti: k3-j722s: Add support for PCIe0 Siddharth Vadapalli
2024-05-24 9:05 ` Siddharth Vadapalli
2024-05-28 12:26 ` Roger Quadros
2024-05-28 12:26 ` Roger Quadros
2024-05-28 12:44 ` Siddharth Vadapalli
2024-05-28 12:44 ` Siddharth Vadapalli
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1e6242a1-2dc5-4f88-9cbb-eb14a27cccc4@kernel.org \
--to=rogerq@kernel.org \
--cc=afd@ti.com \
--cc=conor+dt@kernel.org \
--cc=danishanwar@ti.com \
--cc=devicetree@vger.kernel.org \
--cc=kristo@kernel.org \
--cc=krzk+dt@kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=nm@ti.com \
--cc=robh@kernel.org \
--cc=s-vadapalli@ti.com \
--cc=srk@ti.com \
--cc=u-kumar1@ti.com \
--cc=vigneshr@ti.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.