From: Magnus Damm <magnus.damm@gmail.com>
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH 02/05] ARM: shmobile: r8a73a4 CPU Hotplug prototype v1 (CA15 x 4)
Date: Thu, 30 May 2013 08:52:11 +0000 [thread overview]
Message-ID: <20130530085211.24374.15664.sendpatchset@w520> (raw)
In-Reply-To: <20130530085152.24374.64208.sendpatchset@w520>
From: Magnus Damm <damm@opensource.se>
Add CPU Hotplug prototype support for 4 x Cortex-A15
included in r8a73a4.
Needs a rewrite to support more generic handling of
CPU core power domains. Not ready for merge.
Not-yet-Signed-off-by: Magnus Damm <damm@opensource.se>
---
Developed and tested on top of v3.10-rc2, depends on
"[PATCH] ARM: shmobile: r8a73a4 SMP prototype v1 (CA15 x 4)"
arch/arm/mach-shmobile/smp-r8a73a4.c | 88 ++++++++++++++++++++++++++++++++++
1 file changed, 88 insertions(+)
--- 0005/arch/arm/mach-shmobile/smp-r8a73a4.c
+++ work/arch/arm/mach-shmobile/smp-r8a73a4.c 2013-05-22 13:34:18.000000000 +0900
@@ -36,6 +36,8 @@
#define APMU 0xe6150000
#define CA15WUPCR 0x2010
+#define CA15PSTR 0x2040
+#define CA15CPUNCR(n) (0x2100 + (0x10 * (n)))
#define MERAM 0xe8080000
#define CCI_BASE 0xf0190000
@@ -83,7 +85,93 @@ static int __cpuinit r8a73a4_boot_second
return 0;
}
+#ifdef CONFIG_HOTPLUG_CPU
+static int r8a73a4_cpu_kill(unsigned int cpu)
+{
+ void __iomem *p;
+ int ret = 0;
+ int k;
+
+ /* this function is running on another CPU than the offline target,
+ * here all we need to do is to wait for the SoC to enter sleep mode.
+ */
+ p = ioremap_nocache(APMU, 0x3000);
+ for (k = 0; k < 1000; k++) {
+ if (((__raw_readl(p + CA15PSTR) >> (cpu * 4)) & 0x03) = 3) {
+ ret = 1;
+ break;
+ }
+
+ mdelay(1);
+ }
+ iounmap(p);
+
+ return ret;
+}
+
+/* nicked from arch/arm/mach-exynos/hotplug.c */
+static inline void cpu_enter_lowpower_a15(void)
+{
+ unsigned int v;
+
+ asm volatile(
+ " mrc p15, 0, %0, c1, c0, 0\n"
+ " bic %0, %0, %1\n"
+ " mcr p15, 0, %0, c1, c0, 0\n"
+ : "=&r" (v)
+ : "Ir" (CR_C)
+ : "cc");
+
+ flush_cache_louis();
+
+ asm volatile(
+ /*
+ * Turn off coherency
+ */
+ " mrc p15, 0, %0, c1, c0, 1\n"
+ " bic %0, %0, %1\n"
+ " mcr p15, 0, %0, c1, c0, 1\n"
+ : "=&r" (v)
+ : "Ir" (0x40)
+ : "cc");
+
+ isb();
+ dsb();
+}
+
+static int r8a73a4_do_idle_core_standby(unsigned long unused)
+{
+ cpu_do_idle(); /* WFI triggers Core Standby */
+ return 0;
+}
+
+static void r8a73a4_cpu_die(unsigned int cpu)
+{
+ void __iomem *p;
+
+ /* hardware shutdown code running on the CPU that is being offlined */
+
+ /* select CPU shutdown mode */
+ p = ioremap_nocache(APMU, 0x3000);
+ __raw_writel(3, p + CA15CPUNCR(cpu)); /* CA15 Core Standby */
+ iounmap(p);
+
+ cpu_enter_lowpower_a15();
+ cpu_suspend(0, r8a73a4_do_idle_core_standby); /* really needed? */
+}
+
+static int r8a73a4_cpu_disable(unsigned int cpu)
+{
+ return 0; /* hotplug of any CPU is tested OK */
+}
+#endif
+
struct smp_operations r8a73a4_smp_ops __initdata = {
.smp_prepare_cpus = r8a73a4_smp_prepare_cpus,
.smp_boot_secondary = r8a73a4_boot_secondary,
+#ifdef CONFIG_HOTPLUG_CPU
+ .cpu_kill = r8a73a4_cpu_kill,
+ .cpu_die = r8a73a4_cpu_die,
+ .cpu_disable = r8a73a4_cpu_disable,
+#endif
};
WARNING: multiple messages have this Message-ID (diff)
From: magnus.damm@gmail.com (Magnus Damm)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH 02/05] ARM: shmobile: r8a73a4 CPU Hotplug prototype v1 (CA15 x 4)
Date: Thu, 30 May 2013 17:52:11 +0900 [thread overview]
Message-ID: <20130530085211.24374.15664.sendpatchset@w520> (raw)
In-Reply-To: <20130530085152.24374.64208.sendpatchset@w520>
From: Magnus Damm <damm@opensource.se>
Add CPU Hotplug prototype support for 4 x Cortex-A15
included in r8a73a4.
Needs a rewrite to support more generic handling of
CPU core power domains. Not ready for merge.
Not-yet-Signed-off-by: Magnus Damm <damm@opensource.se>
---
Developed and tested on top of v3.10-rc2, depends on
"[PATCH] ARM: shmobile: r8a73a4 SMP prototype v1 (CA15 x 4)"
arch/arm/mach-shmobile/smp-r8a73a4.c | 88 ++++++++++++++++++++++++++++++++++
1 file changed, 88 insertions(+)
--- 0005/arch/arm/mach-shmobile/smp-r8a73a4.c
+++ work/arch/arm/mach-shmobile/smp-r8a73a4.c 2013-05-22 13:34:18.000000000 +0900
@@ -36,6 +36,8 @@
#define APMU 0xe6150000
#define CA15WUPCR 0x2010
+#define CA15PSTR 0x2040
+#define CA15CPUNCR(n) (0x2100 + (0x10 * (n)))
#define MERAM 0xe8080000
#define CCI_BASE 0xf0190000
@@ -83,7 +85,93 @@ static int __cpuinit r8a73a4_boot_second
return 0;
}
+#ifdef CONFIG_HOTPLUG_CPU
+static int r8a73a4_cpu_kill(unsigned int cpu)
+{
+ void __iomem *p;
+ int ret = 0;
+ int k;
+
+ /* this function is running on another CPU than the offline target,
+ * here all we need to do is to wait for the SoC to enter sleep mode.
+ */
+ p = ioremap_nocache(APMU, 0x3000);
+ for (k = 0; k < 1000; k++) {
+ if (((__raw_readl(p + CA15PSTR) >> (cpu * 4)) & 0x03) == 3) {
+ ret = 1;
+ break;
+ }
+
+ mdelay(1);
+ }
+ iounmap(p);
+
+ return ret;
+}
+
+/* nicked from arch/arm/mach-exynos/hotplug.c */
+static inline void cpu_enter_lowpower_a15(void)
+{
+ unsigned int v;
+
+ asm volatile(
+ " mrc p15, 0, %0, c1, c0, 0\n"
+ " bic %0, %0, %1\n"
+ " mcr p15, 0, %0, c1, c0, 0\n"
+ : "=&r" (v)
+ : "Ir" (CR_C)
+ : "cc");
+
+ flush_cache_louis();
+
+ asm volatile(
+ /*
+ * Turn off coherency
+ */
+ " mrc p15, 0, %0, c1, c0, 1\n"
+ " bic %0, %0, %1\n"
+ " mcr p15, 0, %0, c1, c0, 1\n"
+ : "=&r" (v)
+ : "Ir" (0x40)
+ : "cc");
+
+ isb();
+ dsb();
+}
+
+static int r8a73a4_do_idle_core_standby(unsigned long unused)
+{
+ cpu_do_idle(); /* WFI triggers Core Standby */
+ return 0;
+}
+
+static void r8a73a4_cpu_die(unsigned int cpu)
+{
+ void __iomem *p;
+
+ /* hardware shutdown code running on the CPU that is being offlined */
+
+ /* select CPU shutdown mode */
+ p = ioremap_nocache(APMU, 0x3000);
+ __raw_writel(3, p + CA15CPUNCR(cpu)); /* CA15 Core Standby */
+ iounmap(p);
+
+ cpu_enter_lowpower_a15();
+ cpu_suspend(0, r8a73a4_do_idle_core_standby); /* really needed? */
+}
+
+static int r8a73a4_cpu_disable(unsigned int cpu)
+{
+ return 0; /* hotplug of any CPU is tested OK */
+}
+#endif
+
struct smp_operations r8a73a4_smp_ops __initdata = {
.smp_prepare_cpus = r8a73a4_smp_prepare_cpus,
.smp_boot_secondary = r8a73a4_boot_secondary,
+#ifdef CONFIG_HOTPLUG_CPU
+ .cpu_kill = r8a73a4_cpu_kill,
+ .cpu_die = r8a73a4_cpu_die,
+ .cpu_disable = r8a73a4_cpu_disable,
+#endif
};
next prev parent reply other threads:[~2013-05-30 8:52 UTC|newest]
Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top
2013-05-30 8:51 [PATCH 00/05] ARM: shmobile: r8a73a4 SMP and CPU Hotplug prototype v2 Magnus Damm
2013-05-30 8:51 ` Magnus Damm
2013-05-30 8:52 ` [PATCH 01/05] ARM: shmobile: r8a73a4 SMP prototype v1 (CA15 x 4) Magnus Damm
2013-05-30 8:52 ` Magnus Damm
2013-06-05 8:29 ` Shinya Kuribayashi
2013-06-05 8:29 ` Shinya Kuribayashi
2013-05-30 8:52 ` Magnus Damm [this message]
2013-05-30 8:52 ` [PATCH 02/05] ARM: shmobile: r8a73a4 CPU Hotplug " Magnus Damm
2013-05-30 8:52 ` [PATCH 03/05] ARM: shmobile: r8a73a4 CA15 setup WFE as NOP Magnus Damm
2013-05-30 8:52 ` Magnus Damm
2013-05-30 8:52 ` [PATCH 04/05] ARM: shmobile: r8a73a4 SMP CA7 prototype (+ CA7 x 4) Magnus Damm
2013-05-30 8:52 ` Magnus Damm
2013-05-30 8:52 ` [PATCH 05/05] ARM: shmobile: r8a73a4 CA7 setup arch timer Magnus Damm
2013-05-30 8:52 ` Magnus Damm
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20130530085211.24374.15664.sendpatchset@w520 \
--to=magnus.damm@gmail.com \
--cc=linux-arm-kernel@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.