From: Joerg Roedel <joro-zLv9SwRftAIdnm+yROfE0A@public.gmane.org>
To: Bjorn Helgaas <bhelgaas-hpIqsD4AKlfQT0dZR+AlfA@public.gmane.org>
Cc: Jay Cornwall <jay.cornwall-5C7GfCeVMHo@public.gmane.org>,
"linux-pci-u79uwXL29TY76Z2rM5mHXA@public.gmane.org"
<linux-pci-u79uwXL29TY76Z2rM5mHXA@public.gmane.org>,
"linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org"
<linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org>,
"open list:INTEL IOMMU (VT-d)"
<iommu-cunTk1MwBs9QetFLy7KEm3xJsTq8ys+cHZ5vskTnxNA@public.gmane.org>,
Kallol Biswas
<nucleodyne-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
Subject: Re: PCIe PASID (Process Address Space ID) and iommu code
Date: Thu, 16 Oct 2014 11:14:33 +0200 [thread overview]
Message-ID: <20141016091433.GI28786@8bytes.org> (raw)
In-Reply-To: <CAErSpo5YXZ8YRzhg0xvbHGCr22o+_+yi7HrCCBYBM9Ke42okJQ-JsoAwUIsXosN+BqQ9rBEUg@public.gmane.org>
On Wed, Oct 15, 2014 at 09:50:58PM -0600, Bjorn Helgaas wrote:
> [+cc Joerg, Suravee, Jay, iommu list, linux-pci]
>
> On Wed, Oct 15, 2014 at 5:44 PM, Kallol Biswas <nucleodyne-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org> wrote:
> > Resending, as message got bounced for html content.
> > --------------------------------------------
> > Hi,
> > PCIe has introduced PASID TLP Prefix. There are two ECNs on this.
> >
> > It seems that AMD iommu code makes use of PASID. Is there a device that
> > utilizes this TLP prefix?
Yes, recent radeon GPUs can make use of the TLP prefix.
> > PASID allocation and management within a device is not clear to me. How
> > does device know which PASID to issue for which virtual address? Who makes
> > the association? Must be software/OS, but how? There is no table for this
> > like MSI-X table.
The setup of the PASIDs is device specific, so there is no standard for
setting up PASID address spaces on devices.
HTH,
Joerg
WARNING: multiple messages have this Message-ID (diff)
From: Joerg Roedel <joro@8bytes.org>
To: Bjorn Helgaas <bhelgaas@google.com>
Cc: Kallol Biswas <nucleodyne@gmail.com>,
"linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
"linux-pci@vger.kernel.org" <linux-pci@vger.kernel.org>,
"open list:INTEL IOMMU (VT-d)" <iommu@lists.linux-foundation.org>,
Suravee Suthikulpanit <suravee.suthikulpanit@amd.com>,
Jay Cornwall <jay.cornwall@amd.com>
Subject: Re: PCIe PASID (Process Address Space ID) and iommu code
Date: Thu, 16 Oct 2014 11:14:33 +0200 [thread overview]
Message-ID: <20141016091433.GI28786@8bytes.org> (raw)
In-Reply-To: <CAErSpo5YXZ8YRzhg0xvbHGCr22o+_+yi7HrCCBYBM9Ke42okJQ@mail.gmail.com>
On Wed, Oct 15, 2014 at 09:50:58PM -0600, Bjorn Helgaas wrote:
> [+cc Joerg, Suravee, Jay, iommu list, linux-pci]
>
> On Wed, Oct 15, 2014 at 5:44 PM, Kallol Biswas <nucleodyne@gmail.com> wrote:
> > Resending, as message got bounced for html content.
> > --------------------------------------------
> > Hi,
> > PCIe has introduced PASID TLP Prefix. There are two ECNs on this.
> >
> > It seems that AMD iommu code makes use of PASID. Is there a device that
> > utilizes this TLP prefix?
Yes, recent radeon GPUs can make use of the TLP prefix.
> > PASID allocation and management within a device is not clear to me. How
> > does device know which PASID to issue for which virtual address? Who makes
> > the association? Must be software/OS, but how? There is no table for this
> > like MSI-X table.
The setup of the PASIDs is device specific, so there is no standard for
setting up PASID address spaces on devices.
HTH,
Joerg
next prev parent reply other threads:[~2014-10-16 9:14 UTC|newest]
Thread overview: 6+ messages / expand[flat|nested] mbox.gz Atom feed top
2014-10-15 23:44 PCIe PASID (Process Address Space ID) and iommu code Kallol Biswas
[not found] ` <CA+QbAV6-C9wxPttEx0uDn_K5Y1LaGt8pxDWc8RJmN4DqR+NHtQ-JsoAwUIsXosN+BqQ9rBEUg@public.gmane.org>
2014-10-16 3:50 ` Bjorn Helgaas
2014-10-16 3:50 ` Bjorn Helgaas
[not found] ` <CAErSpo5YXZ8YRzhg0xvbHGCr22o+_+yi7HrCCBYBM9Ke42okJQ-JsoAwUIsXosN+BqQ9rBEUg@public.gmane.org>
2014-10-16 9:14 ` Joerg Roedel [this message]
2014-10-16 9:14 ` Joerg Roedel
[not found] <CA+QbAV40LRnqghVzpUy4MqbjP2+tfsXWcBfot+TA2S+F5wsvng@mail.gmail.com>
2014-10-15 23:32 ` Kallol Biswas
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20141016091433.GI28786@8bytes.org \
--to=joro-zlv9swrftaidnm+yrofe0a@public.gmane.org \
--cc=bhelgaas-hpIqsD4AKlfQT0dZR+AlfA@public.gmane.org \
--cc=iommu-cunTk1MwBs9QetFLy7KEm3xJsTq8ys+cHZ5vskTnxNA@public.gmane.org \
--cc=jay.cornwall-5C7GfCeVMHo@public.gmane.org \
--cc=linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \
--cc=linux-pci-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \
--cc=nucleodyne-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.