All of lore.kernel.org
 help / color / mirror / Atom feed
From: Marc Zyngier <marc.zyngier@arm.com>
To: Andre Przywara <andre.przywara@arm.com>
Cc: Christoffer Dall <christoffer.dall@linaro.org>,
	Eric Auger <eric.auger@linaro.org>,
	kvmarm@lists.cs.columbia.edu, kvm@vger.kernel.org,
	linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH v2 17/54] KVM: arm/arm64: vgic-new: Add GICv2 world switch backend
Date: Mon, 2 May 2016 13:16:37 +0100	[thread overview]
Message-ID: <20160502131637.054b6b23@arm.com> (raw)
In-Reply-To: <1461861973-26464-18-git-send-email-andre.przywara@arm.com>

On Thu, 28 Apr 2016 17:45:36 +0100
Andre Przywara <andre.przywara@arm.com> wrote:

> From: Marc Zyngier <marc.zyngier@arm.com>
> 
> Processing maintenance interrupts and accessing the list registers
> are dependent on the host's GIC version.
> Introduce vgic-v2.c to contain GICv2 specific functions.
> Implement the GICv2 specific code for syncing the emulation state
> into the VGIC registers.
> 
> Signed-off-by: Marc Zyngier <marc.zyngier@arm.com>
> Signed-off-by: Christoffer Dall <christoffer.dall@linaro.org>
> Signed-off-by: Eric Auger <eric.auger@linaro.org>
> Signed-off-by: Andre Przywara <andre.przywara@arm.com>
> ---
> Changelog RFC..v1:
> - remove explicit LR_STATE clearing on maintenance interrupt handling
> - improve documentation for vgic_v2_populate_lr()
> - remove WARN_ON on non-edge IRQs in maintenance interrupts
> - simplify multi-CPU source SGI handling
> 
> Changelog v1 .. v2:
> - inject the IRQ priority into the list register
> 
>  include/linux/irqchip/arm-gic.h |   1 +
>  virt/kvm/arm/vgic/vgic-v2.c     | 178 ++++++++++++++++++++++++++++++++++++++++
>  virt/kvm/arm/vgic/vgic.c        |  19 ++---
>  virt/kvm/arm/vgic/vgic.h        |   6 ++
>  4 files changed, 194 insertions(+), 10 deletions(-)
>  create mode 100644 virt/kvm/arm/vgic/vgic-v2.c
> 

[...]

> @@ -441,14 +447,12 @@ static int compute_ap_list_depth(struct kvm_vcpu *vcpu)
>  static void vgic_flush_lr_state(struct kvm_vcpu *vcpu)
>  {
>  	struct vgic_cpu *vgic_cpu = &vcpu->arch.vgic_cpu;
> -	struct vgic_dist *dist = &vcpu->kvm->arch.vgic;
> -	u32 model = dist->vgic_model;
>  	struct vgic_irq *irq;
>  	int count = 0;
>  
>  	DEBUG_SPINLOCK_BUG_ON(!spin_is_locked(vgic_cpu->ap_list_lock));
>  
> -	if (unlikely(!dist->enabled))
> +	if (unlikely(!vcpu->kvm->arch.vgic.enabled))
>  		goto out_clean;
>  
>  	if (compute_ap_list_depth(vcpu) > kvm_vgic_global_state.nr_lr) {
> @@ -466,14 +470,9 @@ static void vgic_flush_lr_state(struct kvm_vcpu *vcpu)
>  		 * If we get an SGI with multiple sources, try to get
>  		 * them in all at once.
>  		 */
> -		if (model == KVM_DEV_TYPE_ARM_VGIC_V2 &&
> -		    vgic_irq_is_sgi(irq->intid)) {
> -			while (irq->source &&
> -			       count < kvm_vgic_global_state.nr_lr)
> -				vgic_populate_lr(vcpu, irq, count++);
> -		} else {
> +		do {
>  			vgic_populate_lr(vcpu, irq, count++);
> -		}
> +		} while (irq->source && count < kvm_vgic_global_state.nr_lr);
>  
>  next:

Most, if not all of the changes in this function should be folded in the
previous patch, as we only have generic code in this file (this looks
like a leftover from an earlier rework).

Thanks,

	M.
-- 
Jazz is not dead. It just smells funny.

WARNING: multiple messages have this Message-ID (diff)
From: marc.zyngier@arm.com (Marc Zyngier)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH v2 17/54] KVM: arm/arm64: vgic-new: Add GICv2 world switch backend
Date: Mon, 2 May 2016 13:16:37 +0100	[thread overview]
Message-ID: <20160502131637.054b6b23@arm.com> (raw)
In-Reply-To: <1461861973-26464-18-git-send-email-andre.przywara@arm.com>

On Thu, 28 Apr 2016 17:45:36 +0100
Andre Przywara <andre.przywara@arm.com> wrote:

> From: Marc Zyngier <marc.zyngier@arm.com>
> 
> Processing maintenance interrupts and accessing the list registers
> are dependent on the host's GIC version.
> Introduce vgic-v2.c to contain GICv2 specific functions.
> Implement the GICv2 specific code for syncing the emulation state
> into the VGIC registers.
> 
> Signed-off-by: Marc Zyngier <marc.zyngier@arm.com>
> Signed-off-by: Christoffer Dall <christoffer.dall@linaro.org>
> Signed-off-by: Eric Auger <eric.auger@linaro.org>
> Signed-off-by: Andre Przywara <andre.przywara@arm.com>
> ---
> Changelog RFC..v1:
> - remove explicit LR_STATE clearing on maintenance interrupt handling
> - improve documentation for vgic_v2_populate_lr()
> - remove WARN_ON on non-edge IRQs in maintenance interrupts
> - simplify multi-CPU source SGI handling
> 
> Changelog v1 .. v2:
> - inject the IRQ priority into the list register
> 
>  include/linux/irqchip/arm-gic.h |   1 +
>  virt/kvm/arm/vgic/vgic-v2.c     | 178 ++++++++++++++++++++++++++++++++++++++++
>  virt/kvm/arm/vgic/vgic.c        |  19 ++---
>  virt/kvm/arm/vgic/vgic.h        |   6 ++
>  4 files changed, 194 insertions(+), 10 deletions(-)
>  create mode 100644 virt/kvm/arm/vgic/vgic-v2.c
> 

[...]

> @@ -441,14 +447,12 @@ static int compute_ap_list_depth(struct kvm_vcpu *vcpu)
>  static void vgic_flush_lr_state(struct kvm_vcpu *vcpu)
>  {
>  	struct vgic_cpu *vgic_cpu = &vcpu->arch.vgic_cpu;
> -	struct vgic_dist *dist = &vcpu->kvm->arch.vgic;
> -	u32 model = dist->vgic_model;
>  	struct vgic_irq *irq;
>  	int count = 0;
>  
>  	DEBUG_SPINLOCK_BUG_ON(!spin_is_locked(vgic_cpu->ap_list_lock));
>  
> -	if (unlikely(!dist->enabled))
> +	if (unlikely(!vcpu->kvm->arch.vgic.enabled))
>  		goto out_clean;
>  
>  	if (compute_ap_list_depth(vcpu) > kvm_vgic_global_state.nr_lr) {
> @@ -466,14 +470,9 @@ static void vgic_flush_lr_state(struct kvm_vcpu *vcpu)
>  		 * If we get an SGI with multiple sources, try to get
>  		 * them in all at once.
>  		 */
> -		if (model == KVM_DEV_TYPE_ARM_VGIC_V2 &&
> -		    vgic_irq_is_sgi(irq->intid)) {
> -			while (irq->source &&
> -			       count < kvm_vgic_global_state.nr_lr)
> -				vgic_populate_lr(vcpu, irq, count++);
> -		} else {
> +		do {
>  			vgic_populate_lr(vcpu, irq, count++);
> -		}
> +		} while (irq->source && count < kvm_vgic_global_state.nr_lr);
>  
>  next:

Most, if not all of the changes in this function should be folded in the
previous patch, as we only have generic code in this file (this looks
like a leftover from an earlier rework).

Thanks,

	M.
-- 
Jazz is not dead. It just smells funny.

WARNING: multiple messages have this Message-ID (diff)
From: Marc Zyngier <marc.zyngier@arm.com>
To: Andre Przywara <andre.przywara@arm.com>
Cc: Christoffer Dall <christoffer.dall@linaro.org>,
	Eric Auger <eric.auger@linaro.org>,
	<kvmarm@lists.cs.columbia.edu>, <kvm@vger.kernel.org>,
	<linux-arm-kernel@lists.infradead.org>
Subject: Re: [PATCH v2 17/54] KVM: arm/arm64: vgic-new: Add GICv2 world switch backend
Date: Mon, 2 May 2016 13:16:37 +0100	[thread overview]
Message-ID: <20160502131637.054b6b23@arm.com> (raw)
In-Reply-To: <1461861973-26464-18-git-send-email-andre.przywara@arm.com>

On Thu, 28 Apr 2016 17:45:36 +0100
Andre Przywara <andre.przywara@arm.com> wrote:

> From: Marc Zyngier <marc.zyngier@arm.com>
> 
> Processing maintenance interrupts and accessing the list registers
> are dependent on the host's GIC version.
> Introduce vgic-v2.c to contain GICv2 specific functions.
> Implement the GICv2 specific code for syncing the emulation state
> into the VGIC registers.
> 
> Signed-off-by: Marc Zyngier <marc.zyngier@arm.com>
> Signed-off-by: Christoffer Dall <christoffer.dall@linaro.org>
> Signed-off-by: Eric Auger <eric.auger@linaro.org>
> Signed-off-by: Andre Przywara <andre.przywara@arm.com>
> ---
> Changelog RFC..v1:
> - remove explicit LR_STATE clearing on maintenance interrupt handling
> - improve documentation for vgic_v2_populate_lr()
> - remove WARN_ON on non-edge IRQs in maintenance interrupts
> - simplify multi-CPU source SGI handling
> 
> Changelog v1 .. v2:
> - inject the IRQ priority into the list register
> 
>  include/linux/irqchip/arm-gic.h |   1 +
>  virt/kvm/arm/vgic/vgic-v2.c     | 178 ++++++++++++++++++++++++++++++++++++++++
>  virt/kvm/arm/vgic/vgic.c        |  19 ++---
>  virt/kvm/arm/vgic/vgic.h        |   6 ++
>  4 files changed, 194 insertions(+), 10 deletions(-)
>  create mode 100644 virt/kvm/arm/vgic/vgic-v2.c
> 

[...]

> @@ -441,14 +447,12 @@ static int compute_ap_list_depth(struct kvm_vcpu *vcpu)
>  static void vgic_flush_lr_state(struct kvm_vcpu *vcpu)
>  {
>  	struct vgic_cpu *vgic_cpu = &vcpu->arch.vgic_cpu;
> -	struct vgic_dist *dist = &vcpu->kvm->arch.vgic;
> -	u32 model = dist->vgic_model;
>  	struct vgic_irq *irq;
>  	int count = 0;
>  
>  	DEBUG_SPINLOCK_BUG_ON(!spin_is_locked(vgic_cpu->ap_list_lock));
>  
> -	if (unlikely(!dist->enabled))
> +	if (unlikely(!vcpu->kvm->arch.vgic.enabled))
>  		goto out_clean;
>  
>  	if (compute_ap_list_depth(vcpu) > kvm_vgic_global_state.nr_lr) {
> @@ -466,14 +470,9 @@ static void vgic_flush_lr_state(struct kvm_vcpu *vcpu)
>  		 * If we get an SGI with multiple sources, try to get
>  		 * them in all at once.
>  		 */
> -		if (model == KVM_DEV_TYPE_ARM_VGIC_V2 &&
> -		    vgic_irq_is_sgi(irq->intid)) {
> -			while (irq->source &&
> -			       count < kvm_vgic_global_state.nr_lr)
> -				vgic_populate_lr(vcpu, irq, count++);
> -		} else {
> +		do {
>  			vgic_populate_lr(vcpu, irq, count++);
> -		}
> +		} while (irq->source && count < kvm_vgic_global_state.nr_lr);
>  
>  next:

Most, if not all of the changes in this function should be folded in the
previous patch, as we only have generic code in this file (this looks
like a leftover from an earlier rework).

Thanks,

	M.
-- 
Jazz is not dead. It just smells funny.

  reply	other threads:[~2016-05-02 12:16 UTC|newest]

Thread overview: 189+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2016-04-28 16:45 [PATCH v2 00/54] KVM: arm/arm64: Rework virtual GIC emulation Andre Przywara
2016-04-28 16:45 ` Andre Przywara
2016-04-28 16:45 ` [PATCH v2 01/54] KVM: arm/arm64: vgic: streamline vgic_update_irq_pending() interface Andre Przywara
2016-04-28 16:45   ` Andre Przywara
2016-04-28 16:45 ` [PATCH v2 02/54] KVM: arm/arm64: vgic: avoid map in kvm_vgic_inject_mapped_irq() Andre Przywara
2016-04-28 16:45   ` Andre Przywara
2016-04-28 16:45 ` [PATCH v2 03/54] KVM: arm/arm64: vgic: avoid map in kvm_vgic_map_is_active() Andre Przywara
2016-04-28 16:45   ` Andre Przywara
2016-04-28 16:45 ` [PATCH v2 04/54] KVM: arm/arm64: vgic: avoid map in kvm_vgic_unmap_phys_irq() Andre Przywara
2016-04-28 16:45   ` Andre Przywara
2016-04-28 16:45 ` [PATCH v2 05/54] KVM: arm/arm64: Remove the IRQ field from struct irq_phys_map Andre Przywara
2016-04-28 16:45   ` Andre Przywara
2016-05-03 12:15   ` Marc Zyngier
2016-05-03 12:15     ` Marc Zyngier
2016-04-28 16:45 ` [PATCH v2 06/54] KVM: arm/arm64: arch_timer: Remove irq_phys_map Andre Przywara
2016-04-28 16:45   ` Andre Przywara
2016-05-02 16:44   ` Eric Auger
2016-05-02 16:44     ` Eric Auger
2016-05-04 10:37     ` Andre Przywara
2016-05-04 10:37       ` Andre Przywara
2016-04-28 16:45 ` [PATCH v2 07/54] KVM: arm/arm64: vgic: Remove irq_phys_map from interface Andre Przywara
2016-04-28 16:45   ` Andre Przywara
2016-05-03 22:22   ` Tom Hanson
2016-05-03 22:22     ` Tom Hanson
2016-04-28 16:45 ` [PATCH v2 08/54] KVM: arm/arm64: Get rid of vgic_cpu->nr_lr Andre Przywara
2016-04-28 16:45   ` Andre Przywara
2016-04-28 16:45 ` [PATCH v2 09/54] KVM: arm/arm64: Fix MMIO emulation data handling Andre Przywara
2016-04-28 16:45   ` Andre Przywara
2016-04-28 16:45 ` [PATCH v2 10/54] KVM: arm/arm64: Export mmio_read/write_bus Andre Przywara
2016-04-28 16:45   ` Andre Przywara
2016-04-28 16:45 ` [PATCH v2 11/54] KVM: arm/arm64: pmu: abstract access to number of SPIs Andre Przywara
2016-04-28 16:45   ` Andre Przywara
2016-04-28 16:45 ` [PATCH v2 12/54] KVM: arm/arm64: vgic-new: Add data structure definitions Andre Przywara
2016-04-28 16:45   ` Andre Przywara
2016-04-28 16:45 ` [PATCH v2 13/54] KVM: arm/arm64: vgic-new: Add acccessor to new struct vgic_irq instance Andre Przywara
2016-04-28 16:45   ` Andre Przywara
2016-04-28 16:45 ` [PATCH v2 14/54] KVM: arm/arm64: vgic-new: Implement virtual IRQ injection Andre Przywara
2016-04-28 16:45   ` Andre Przywara
2016-05-03 23:46   ` Tom Hanson
2016-05-03 23:46     ` Tom Hanson
2016-05-05 11:24     ` Andre Przywara
2016-05-05 11:24       ` Andre Przywara
2016-05-05 14:43       ` Marc Zyngier
2016-05-05 14:43         ` Marc Zyngier
2016-05-05 16:34       ` Tom Hanson
2016-05-05 16:34         ` Tom Hanson
2016-04-28 16:45 ` [PATCH v2 15/54] KVM: arm/arm64: vgic-new: Add IRQ sorting Andre Przywara
2016-04-28 16:45   ` Andre Przywara
2016-04-28 16:45 ` [PATCH v2 16/54] KVM: arm/arm64: vgic-new: Add IRQ sync/flush framework Andre Przywara
2016-04-28 16:45   ` Andre Przywara
2016-05-05 16:23   ` Tom Hanson
2016-05-05 16:23     ` Tom Hanson
2016-05-05 16:44     ` Tom Hanson
2016-05-05 16:44       ` Tom Hanson
2016-04-28 16:45 ` [PATCH v2 17/54] KVM: arm/arm64: vgic-new: Add GICv2 world switch backend Andre Przywara
2016-04-28 16:45   ` Andre Przywara
2016-05-02 12:16   ` Marc Zyngier [this message]
2016-05-02 12:16     ` Marc Zyngier
2016-05-02 12:16     ` Marc Zyngier
2016-05-03  8:26     ` Andre Przywara
2016-05-03  8:26       ` Andre Przywara
2016-04-28 16:45 ` [PATCH v2 18/54] KVM: arm/arm64: vgic-new: Add GICv3 " Andre Przywara
2016-04-28 16:45   ` Andre Przywara
2016-05-03 16:16   ` Marc Zyngier
2016-05-03 16:16     ` Marc Zyngier
2016-05-04 13:30     ` Andre Przywara
2016-05-04 13:30       ` Andre Przywara
2016-05-04 13:54       ` Marc Zyngier
2016-05-04 13:54         ` Marc Zyngier
2016-05-04 14:21         ` [PATCH] KVM: arm/arm64: move GICv2 emulation defines into arm-gic-v3.h Andre Przywara
2016-05-04 14:21           ` Andre Przywara
2016-05-04 14:28           ` Marc Zyngier
2016-05-04 14:28             ` Marc Zyngier
2016-05-05 17:04   ` [PATCH v2 18/54] KVM: arm/arm64: vgic-new: Add GICv3 world switch backend Tom Hanson
2016-05-05 17:04     ` Tom Hanson
2016-04-28 16:45 ` [PATCH v2 19/54] KVM: arm/arm64: vgic-new: Implement Andre Przywara
2016-04-28 16:45   ` Andre Przywara
2016-05-02 12:24   ` Eric Auger
2016-05-02 12:24     ` Eric Auger
2016-05-03  8:26     ` Andre Przywara
2016-05-03  8:26       ` Andre Przywara
2016-04-28 16:45 ` [PATCH v2 20/54] KVM: arm/arm64: vgic-new: Add MMIO handling framework Andre Przywara
2016-04-28 16:45   ` Andre Przywara
2016-04-28 16:45 ` [PATCH v2 21/54] KVM: arm/arm64: vgic-new: Add GICv2 " Andre Przywara
2016-04-28 16:45   ` Andre Przywara
2016-05-03 15:32   ` Marc Zyngier
2016-05-03 15:32     ` Marc Zyngier
2016-04-28 16:45 ` [PATCH v2 22/54] KVM: arm/arm64: vgic-new: Export register access interface Andre Przywara
2016-04-28 16:45   ` Andre Przywara
2016-04-28 16:45 ` [PATCH v2 23/54] KVM: arm/arm64: vgic-new: Add CTLR, TYPER and IIDR handlers Andre Przywara
2016-04-28 16:45   ` Andre Przywara
2016-04-28 16:45 ` [PATCH v2 24/54] KVM: arm/arm64: vgic-new: Add ENABLE registers handlers Andre Przywara
2016-04-28 16:45   ` Andre Przywara
2016-04-28 16:45 ` [PATCH v2 25/54] KVM: arm/arm64: vgic-new: Add PENDING " Andre Przywara
2016-04-28 16:45   ` Andre Przywara
2016-04-28 16:45 ` [PATCH v2 26/54] KVM: arm/arm64: vgic-new: Add ACTIVE " Andre Przywara
2016-04-28 16:45   ` Andre Przywara
2016-05-05 16:48   ` Tom Hanson
2016-05-05 16:48     ` Tom Hanson
2016-04-28 16:45 ` [PATCH v2 27/54] KVM: arm/arm64: vgic-new: Add PRIORITY " Andre Przywara
2016-04-28 16:45   ` Andre Przywara
2016-04-28 16:45 ` [PATCH v2 28/54] KVM: arm/arm64: vgic-new: Add CONFIG " Andre Przywara
2016-04-28 16:45   ` Andre Przywara
2016-04-28 16:45 ` [PATCH v2 29/54] KVM: arm/arm64: vgic-new: Add TARGET " Andre Przywara
2016-04-28 16:45   ` Andre Przywara
2016-04-28 16:45 ` [PATCH v2 30/54] KVM: arm/arm64: vgic-new: Add SGIR register handler Andre Przywara
2016-04-28 16:45   ` Andre Przywara
2016-04-28 16:45 ` [PATCH v2 31/54] KVM: arm/arm64: vgic-new: Add SGIPENDR register handlers Andre Przywara
2016-04-28 16:45   ` Andre Przywara
2016-04-28 16:45 ` [PATCH v2 32/54] KVM: arm/arm64: vgic-new: Add GICv3 MMIO handling framework Andre Przywara
2016-04-28 16:45   ` Andre Przywara
2016-04-29 14:04   ` Vladimir Murzin
2016-04-29 14:04     ` Vladimir Murzin
2016-04-29 14:22     ` Vladimir Murzin
2016-04-29 14:22       ` Vladimir Murzin
2016-05-02  8:38       ` Christoffer Dall
2016-05-02  8:38         ` Christoffer Dall
2016-05-02 16:13   ` Eric Auger
2016-05-02 16:13     ` Eric Auger
2016-05-05 17:55     ` Andre Przywara
2016-05-05 17:55       ` Andre Przywara
2016-05-03 15:34   ` Marc Zyngier
2016-05-03 15:34     ` Marc Zyngier
2016-04-28 16:45 ` [PATCH v2 33/54] KVM: arm/arm64: vgic-new: Add GICv3 CTLR, IIDR, TYPER handlers Andre Przywara
2016-04-28 16:45   ` Andre Przywara
2016-04-28 16:45 ` [PATCH v2 34/54] KVM: arm/arm64: vgic-new: Add GICv3 redistributor IIDR and TYPER handler Andre Przywara
2016-04-28 16:45   ` Andre Przywara
2016-04-28 16:45 ` [PATCH v2 35/54] KVM: arm/arm64: vgic-new: Add GICv3 IDREGS register handler Andre Przywara
2016-04-28 16:45   ` Andre Przywara
2016-04-28 16:45 ` [PATCH v2 36/54] KVM: arm/arm64: vgic-new: Add GICv3 IROUTER register handlers Andre Przywara
2016-04-28 16:45   ` Andre Przywara
2016-04-28 16:45 ` [PATCH v2 37/54] KVM: arm/arm64: vgic-new: Add GICv3 SGI system register trap handler Andre Przywara
2016-04-28 16:45   ` Andre Przywara
2016-04-28 16:45 ` [PATCH v2 38/54] KVM: arm/arm64: vgic-new: vgic_kvm_device: KVM device ops registration Andre Przywara
2016-04-28 16:45   ` Andre Przywara
2016-04-28 16:45 ` [PATCH v2 39/54] KVM: arm/arm64: vgic-new: vgic_kvm_device: KVM_DEV_ARM_VGIC_GRP_NR_IRQS Andre Przywara
2016-04-28 16:45   ` Andre Przywara
2016-04-28 16:45 ` [PATCH v2 40/54] KVM: arm/arm64: vgic-new: vgic_kvm_device: KVM_DEV_ARM_VGIC_GRP_CTRL Andre Przywara
2016-04-28 16:45   ` Andre Przywara
2016-04-28 16:46 ` [PATCH v2 41/54] KVM: arm/arm64: vgic-new: vgic_kvm_device: KVM_DEV_ARM_VGIC_GRP_ADDR Andre Przywara
2016-04-28 16:46   ` Andre Przywara
2016-04-28 16:46 ` [PATCH v2 42/54] KVM: arm/arm64: vgic-new: vgic_kvm_device: access to VGIC registers Andre Przywara
2016-04-28 16:46   ` Andre Przywara
2016-05-03  9:59   ` Marc Zyngier
2016-05-03  9:59     ` Marc Zyngier
2016-05-03 10:09     ` Andre Przywara
2016-05-03 10:09       ` Andre Przywara
2016-05-03 10:12       ` Marc Zyngier
2016-05-03 10:12         ` Marc Zyngier
2016-05-03 10:16       ` Marc Zyngier
2016-05-03 10:16         ` Marc Zyngier
2016-05-03 16:07         ` [PATCH] KVM: arm/arm64: new-vgic: add proper GICv2 CPU interface userland access Andre Przywara
2016-05-03 16:07           ` Andre Przywara
2016-05-03 17:00           ` Marc Zyngier
2016-05-03 17:00             ` Marc Zyngier
2016-05-03 17:59             ` Marc Zyngier
2016-05-03 17:59               ` Marc Zyngier
2016-04-28 16:46 ` [PATCH v2 43/54] KVM: arm/arm64: vgic-new: vgic_kvm_device: implement kvm_vgic_addr Andre Przywara
2016-04-28 16:46   ` Andre Przywara
2016-04-28 16:46 ` [PATCH v2 44/54] KVM: arm/arm64: vgic-new: Add userland access to VGIC dist registers Andre Przywara
2016-04-28 16:46   ` Andre Przywara
2016-04-28 16:46 ` [PATCH v2 45/54] KVM: arm/arm64: vgic-new: Add GICH_VMCR accessors Andre Przywara
2016-04-28 16:46   ` Andre Przywara
2016-04-28 16:46 ` [PATCH v2 46/54] KVM: arm/arm64: vgic-new: Add userland GIC CPU interface access Andre Przywara
2016-04-28 16:46   ` Andre Przywara
2016-05-03 10:21   ` Marc Zyngier
2016-05-03 10:21     ` Marc Zyngier
2016-04-28 16:46 ` [PATCH v2 47/54] KVM: arm/arm64: vgic-new: vgic_init: implement kvm_vgic_hyp_init Andre Przywara
2016-04-28 16:46   ` Andre Przywara
2016-05-03 15:02   ` Marc Zyngier
2016-05-03 15:02     ` Marc Zyngier
2016-05-03 15:35   ` Marc Zyngier
2016-05-03 15:35     ` Marc Zyngier
2016-04-28 16:46 ` [PATCH v2 48/54] KVM: arm/arm64: vgic-new: vgic_init: implement vgic_create Andre Przywara
2016-04-28 16:46   ` Andre Przywara
2016-04-28 16:46 ` [PATCH v2 49/54] KVM: arm/arm64: vgic-new: vgic_init: implement vgic_init Andre Przywara
2016-04-28 16:46   ` Andre Przywara
2016-04-28 16:46 ` [PATCH v2 50/54] KVM: arm/arm64: vgic-new: vgic_init: implement map_resources Andre Przywara
2016-04-28 16:46   ` Andre Przywara
2016-05-03 10:47   ` Marc Zyngier
2016-05-03 10:47     ` Marc Zyngier
2016-04-28 16:46 ` [PATCH v2 51/54] KVM: arm/arm64: vgic-new: Add vgic_v2/v3_enable Andre Przywara
2016-04-28 16:46   ` Andre Przywara
2016-04-28 16:46 ` [PATCH v2 52/54] KVM: arm/arm64: vgic-new: Wire up irqfd injection Andre Przywara
2016-04-28 16:46   ` Andre Przywara
2016-04-28 16:46 ` [PATCH v2 53/54] KVM: arm/arm64: vgic-new: implement mapped IRQ handling Andre Przywara
2016-04-28 16:46   ` Andre Przywara
2016-04-28 16:46 ` [PATCH v2 54/54] KVM: arm/arm64: vgic-new: enable build Andre Przywara
2016-04-28 16:46   ` Andre Przywara

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20160502131637.054b6b23@arm.com \
    --to=marc.zyngier@arm.com \
    --cc=andre.przywara@arm.com \
    --cc=christoffer.dall@linaro.org \
    --cc=eric.auger@linaro.org \
    --cc=kvm@vger.kernel.org \
    --cc=kvmarm@lists.cs.columbia.edu \
    --cc=linux-arm-kernel@lists.infradead.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.