From: Ralf Baechle <ralf@linux-mips.org>
To: Thomas Gleixner <tglx@linutronix.de>
Cc: Paul Burton <paul.burton@imgtec.com>,
linux-mips@linux-mips.org,
Matt Redfearn <matt.redfearn@imgtec.com>,
Guenter Roeck <linux@roeck-us.net>,
Qais Yousef <qais.yousef@imgtec.com>,
Sergei Shtylyov <sergei.shtylyov@cogentembedded.com>,
linux-kernel@vger.kernel.org, Jason Cooper <jason@lakedaemon.net>,
Joe Perches <joe@perches.com>,
James Hogan <james.hogan@imgtec.com>,
Markos Chandras <markos.chandras@imgtec.com>,
Marc Zyngier <marc.zyngier@arm.com>
Subject: Re: [PATCH 0/3] External Interrupt Controller (EIC) fixes
Date: Thu, 19 May 2016 14:32:01 +0200 [thread overview]
Message-ID: <20160519123200.GP14481@linux-mips.org> (raw)
In-Reply-To: <alpine.DEB.2.11.1605191120220.3851@nanos>
On Thu, May 19, 2016 at 11:21:22AM +0200, Thomas Gleixner wrote:
> On Tue, 17 May 2016, Paul Burton wrote:
>
> > This series fixes a few small issues with support for External Interrupt
> > Controllers (cpu_has_veic), ensuring that it is configured to service
> > all interrupts by default & that when a GIC is present it's enabled when
> > expected.
> >
> > Applies atop v4.6.
> >
> > Paul Burton (3):
> > MIPS: Clear Status IPL field when using EIC
> > MIPS: smp-cps: Clear Status IPL field when using EIC
> > irqchip: mips-gic: Setup EIC mode on each CPU if it's in use
>
> I was not on CC for patch 1/3 and I assume this should go through one
> tree. Ralf, can you pick that up with my acked-by for the irqchip change?
Yes, will do.
Thanks!
Ralf
prev parent reply other threads:[~2016-05-19 12:32 UTC|newest]
Thread overview: 16+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-05-17 14:31 [PATCH 0/3] External Interrupt Controller (EIC) fixes Paul Burton
2016-05-17 14:31 ` Paul Burton
2016-05-17 14:31 ` [PATCH 1/3] MIPS: Clear Status IPL field when using EIC Paul Burton
2016-05-17 14:31 ` Paul Burton
2016-05-18 6:53 ` Matt Redfearn
2016-05-18 6:53 ` Matt Redfearn
2016-05-17 14:31 ` [PATCH 2/3] MIPS: smp-cps: " Paul Burton
2016-05-17 14:31 ` Paul Burton
2016-05-18 6:53 ` Matt Redfearn
2016-05-18 6:53 ` Matt Redfearn
2016-05-17 14:31 ` [PATCH 3/3] irqchip: mips-gic: Setup EIC mode on each CPU if it's in use Paul Burton
2016-05-17 14:31 ` Paul Burton
2016-05-18 6:54 ` Matt Redfearn
2016-05-18 6:54 ` Matt Redfearn
2016-05-19 9:21 ` [PATCH 0/3] External Interrupt Controller (EIC) fixes Thomas Gleixner
2016-05-19 12:32 ` Ralf Baechle [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20160519123200.GP14481@linux-mips.org \
--to=ralf@linux-mips.org \
--cc=james.hogan@imgtec.com \
--cc=jason@lakedaemon.net \
--cc=joe@perches.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mips@linux-mips.org \
--cc=linux@roeck-us.net \
--cc=marc.zyngier@arm.com \
--cc=markos.chandras@imgtec.com \
--cc=matt.redfearn@imgtec.com \
--cc=paul.burton@imgtec.com \
--cc=qais.yousef@imgtec.com \
--cc=sergei.shtylyov@cogentembedded.com \
--cc=tglx@linutronix.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.