From: Peter Xu <peterx@redhat.com>
To: Peter Maydell <peter.maydell@linaro.org>
Cc: qemu-arm@nongnu.org, qemu-devel@nongnu.org, patches@linaro.org,
"Alex Bennée" <alex.bennee@linaro.org>,
"Richard Henderson" <rth@twiddle.net>,
"Paolo Bonzini" <pbonzini@redhat.com>,
"Eric Auger" <eric.auger@redhat.com>
Subject: Re: [PATCH v2 00/13] iommu: support txattrs, support TCG execution, implement TZ MPC
Date: Tue, 5 Jun 2018 15:39:37 +0800 [thread overview]
Message-ID: <20180605073937.GD9216@xz-mi> (raw)
In-Reply-To: <20180604152941.20374-1-peter.maydell@linaro.org>
On Mon, Jun 04, 2018 at 04:29:28PM +0100, Peter Maydell wrote:
> Hi; this is v2 of my iommu patchset, which does:
> * support IOMMUs that are aware of memory transaction attributes and
> may generate different translations for different attributes
> * support TCG execution out of memory which is behind an IOMMU
> * implement the Arm TrustZone Memory Protection Controller
> (which needs both the above features in the IOMMU core code)
> * use the MPC in the mps2-an505 board
>
> Patches 1-3 add the support for memory-transaction-aware
> IOMMUs. The general approach is that we have the concept of an
> IOMMU index (similar to the TCG MMU index), which selects which of
> multiple possible translation tables in the IOMMU we're trying to use.
> Most IOMMUs will support just a single index. When you register an
> IOMMU notifier and when you call the translate method you have to
> specify which IOMMU index you want. There's a method for getting the
> index that applies for a particular set of transaction attributes.
> All the current IOMMU implementations have just one iommu index, and
> all the current users of the notify API assume that.
Hi, Peter,
It seems that this series is still using the IOMMU index way. In case
I missed anything... Could you elaborate a bit on why this IOMMU index
solution is preferred comparing to the way to pass in MemTxAttrs? Or
was there any further discussion I missed on the topic?
My last post to previous series is here:
https://lists.gnu.org/archive/html/qemu-devel/2018-05/msg05702.html
In that, I was still confused on why we couldn't use the existing
MemTxAttrs directly instead of the new IOMMU index (and I explained on
why that was prefered at least to me). I didn't see replies
afterwards.
Frankly speaking I fully trust the expertise of you and all the
reviewers. I am just afraid I missed any context along the way.
Thanks,
--
Peter Xu
WARNING: multiple messages have this Message-ID (diff)
From: Peter Xu <peterx@redhat.com>
To: Peter Maydell <peter.maydell@linaro.org>
Cc: qemu-arm@nongnu.org, qemu-devel@nongnu.org, patches@linaro.org,
"Alex Bennée" <alex.bennee@linaro.org>,
"Richard Henderson" <rth@twiddle.net>,
"Paolo Bonzini" <pbonzini@redhat.com>,
"Eric Auger" <eric.auger@redhat.com>
Subject: Re: [Qemu-devel] [PATCH v2 00/13] iommu: support txattrs, support TCG execution, implement TZ MPC
Date: Tue, 5 Jun 2018 15:39:37 +0800 [thread overview]
Message-ID: <20180605073937.GD9216@xz-mi> (raw)
In-Reply-To: <20180604152941.20374-1-peter.maydell@linaro.org>
On Mon, Jun 04, 2018 at 04:29:28PM +0100, Peter Maydell wrote:
> Hi; this is v2 of my iommu patchset, which does:
> * support IOMMUs that are aware of memory transaction attributes and
> may generate different translations for different attributes
> * support TCG execution out of memory which is behind an IOMMU
> * implement the Arm TrustZone Memory Protection Controller
> (which needs both the above features in the IOMMU core code)
> * use the MPC in the mps2-an505 board
>
> Patches 1-3 add the support for memory-transaction-aware
> IOMMUs. The general approach is that we have the concept of an
> IOMMU index (similar to the TCG MMU index), which selects which of
> multiple possible translation tables in the IOMMU we're trying to use.
> Most IOMMUs will support just a single index. When you register an
> IOMMU notifier and when you call the translate method you have to
> specify which IOMMU index you want. There's a method for getting the
> index that applies for a particular set of transaction attributes.
> All the current IOMMU implementations have just one iommu index, and
> all the current users of the notify API assume that.
Hi, Peter,
It seems that this series is still using the IOMMU index way. In case
I missed anything... Could you elaborate a bit on why this IOMMU index
solution is preferred comparing to the way to pass in MemTxAttrs? Or
was there any further discussion I missed on the topic?
My last post to previous series is here:
https://lists.gnu.org/archive/html/qemu-devel/2018-05/msg05702.html
In that, I was still confused on why we couldn't use the existing
MemTxAttrs directly instead of the new IOMMU index (and I explained on
why that was prefered at least to me). I didn't see replies
afterwards.
Frankly speaking I fully trust the expertise of you and all the
reviewers. I am just afraid I missed any context along the way.
Thanks,
--
Peter Xu
next prev parent reply other threads:[~2018-06-05 7:39 UTC|newest]
Thread overview: 69+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-06-04 15:29 [PATCH v2 00/13] iommu: support txattrs, support TCG execution, implement TZ MPC Peter Maydell
2018-06-04 15:29 ` [Qemu-devel] " Peter Maydell
2018-06-04 15:29 ` [PATCH v2 01/13] iommu: Add IOMMU index concept to IOMMU API Peter Maydell
2018-06-04 15:29 ` [Qemu-devel] " Peter Maydell
2018-06-14 18:21 ` Alex Bennée
2018-06-14 18:21 ` [Qemu-devel] " Alex Bennée
2018-06-04 15:29 ` [PATCH v2 02/13] iommu: Add IOMMU index argument to notifier APIs Peter Maydell
2018-06-04 15:29 ` [Qemu-devel] " Peter Maydell
2018-06-14 18:21 ` Alex Bennée
2018-06-14 18:21 ` [Qemu-devel] " Alex Bennée
2018-06-04 15:29 ` [PATCH v2 03/13] iommu: Add IOMMU index argument to translate method Peter Maydell
2018-06-04 15:29 ` [Qemu-devel] " Peter Maydell
2018-06-04 15:29 ` [PATCH v2 04/13] exec.c: Handle IOMMUs in address_space_translate_for_iotlb() Peter Maydell
2018-06-04 15:29 ` [Qemu-devel] " Peter Maydell
2018-06-14 18:23 ` Alex Bennée
2018-06-14 18:23 ` [Qemu-devel] " Alex Bennée
2018-06-04 15:29 ` [PATCH v2 05/13] hw/misc/tz-mpc.c: Implement the Arm TrustZone Memory Protection Controller Peter Maydell
2018-06-04 15:29 ` [Qemu-devel] " Peter Maydell
2018-06-14 20:12 ` Auger Eric
2018-06-14 20:12 ` [Qemu-devel] " Auger Eric
2018-06-15 7:10 ` Auger Eric
2018-06-15 8:53 ` Peter Maydell
2018-06-15 13:23 ` Auger Eric
2018-06-04 15:29 ` [PATCH v2 06/13] hw/misc/tz-mpc.c: Implement registers Peter Maydell
2018-06-04 15:29 ` [Qemu-devel] " Peter Maydell
2018-06-14 20:14 ` Auger Eric
2018-06-14 20:14 ` [Qemu-devel] " Auger Eric
2018-06-15 8:59 ` Peter Maydell
2018-06-15 8:59 ` [Qemu-devel] " Peter Maydell
2018-06-14 20:36 ` Auger Eric
2018-06-14 20:36 ` [Qemu-devel] " Auger Eric
2018-06-15 9:04 ` Peter Maydell
2018-06-15 9:04 ` [Qemu-devel] " Peter Maydell
2018-06-15 13:24 ` Auger Eric
2018-06-15 13:24 ` [Qemu-devel] " Auger Eric
2018-06-15 7:23 ` Auger Eric
2018-06-15 7:23 ` [Qemu-devel] " Auger Eric
2018-06-15 9:05 ` Peter Maydell
2018-06-15 9:05 ` [Qemu-devel] " Peter Maydell
2018-06-04 15:29 ` [PATCH v2 07/13] hw/misc/tz-mpc.c: Implement correct blocked-access behaviour Peter Maydell
2018-06-04 15:29 ` [Qemu-devel] " Peter Maydell
2018-06-14 20:40 ` Auger Eric
2018-06-04 15:29 ` [PATCH v2 08/13] hw/misc/tz_mpc.c: Honour the BLK_LUT settings in translate Peter Maydell
2018-06-04 15:29 ` [Qemu-devel] " Peter Maydell
2018-06-15 7:31 ` Auger Eric
2018-06-15 16:07 ` Peter Maydell
2018-06-15 16:09 ` Peter Maydell
2018-06-18 7:45 ` Auger Eric
2018-06-04 15:29 ` [PATCH v2 09/13] hw/core/or-irq: Support more than 16 inputs to an OR gate Peter Maydell
2018-06-04 15:29 ` [Qemu-devel] " Peter Maydell
2018-06-14 18:24 ` Alex Bennée
2018-06-14 18:24 ` [Qemu-devel] " Alex Bennée
2018-06-04 15:29 ` [PATCH v2 10/13] hw/misc/iotkit-secctl.c: Implement SECMPCINTSTATUS Peter Maydell
2018-06-04 15:29 ` [Qemu-devel] " Peter Maydell
2018-06-04 15:29 ` [PATCH v2 11/13] hw/arm/iotkit: Instantiate MPC Peter Maydell
2018-06-04 15:29 ` [Qemu-devel] " Peter Maydell
2018-06-04 15:29 ` [PATCH v2 12/13] hw/arm/iotkit: Wire up MPC interrupt lines Peter Maydell
2018-06-04 15:29 ` [Qemu-devel] " Peter Maydell
2018-06-04 15:29 ` [PATCH v2 13/13] hw/arm/mps2-tz.c: Instantiate MPCs Peter Maydell
2018-06-04 15:29 ` [Qemu-devel] " Peter Maydell
2018-06-04 16:33 ` [Qemu-devel] [PATCH v2 00/13] iommu: support txattrs, support TCG execution, implement TZ MPC no-reply
2018-06-05 7:39 ` Peter Xu [this message]
2018-06-05 7:39 ` Peter Xu
2018-06-05 9:13 ` Peter Maydell
2018-06-05 9:13 ` [Qemu-devel] " Peter Maydell
2018-06-05 13:25 ` Peter Xu
2018-06-05 13:25 ` [Qemu-devel] " Peter Xu
2018-06-14 16:51 ` Peter Maydell
2018-06-15 12:45 ` Peter Maydell
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20180605073937.GD9216@xz-mi \
--to=peterx@redhat.com \
--cc=alex.bennee@linaro.org \
--cc=eric.auger@redhat.com \
--cc=patches@linaro.org \
--cc=pbonzini@redhat.com \
--cc=peter.maydell@linaro.org \
--cc=qemu-arm@nongnu.org \
--cc=qemu-devel@nongnu.org \
--cc=rth@twiddle.net \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.