From: Xiaowei Bao <xiaowei.bao@nxp.com>
To: bhelgaas@google.com, robh+dt@kernel.org, mark.rutland@arm.com,
shawnguo@kernel.org, leoyang.li@nxp.com, kishon@ti.com,
lorenzo.pieralisi@arm.com, arnd@arndb.de,
gregkh@linuxfoundation.org, minghuan.Lian@nxp.com,
mingkai.hu@nxp.com, roy.zang@nxp.com,
kstewart@linuxfoundation.org, cyrille.pitchen@free-electrons.com,
pombredanne@nexb.com, shawn.lin@rock-chips.com,
niklas.cassel@axis.com, linux-pci@vger.kernel.org,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
linux-arm-kernel@lists.infradead.org,
linuxppc-dev@lists.ozlabs.org
Cc: Xiaowei Bao <xiaowei.bao@nxp.com>
Subject: [PATCH 2/6] ARM: dts: ls1021a: Add the status property disable PCIe
Date: Thu, 25 Oct 2018 19:08:57 +0800 [thread overview]
Message-ID: <20181025110901.5680-2-xiaowei.bao@nxp.com> (raw)
In-Reply-To: <20181025110901.5680-1-xiaowei.bao@nxp.com>
Add the status property disable the PCIe, the property will be enable
by bootloader.
Signed-off-by: Xiaowei Bao <xiaowei.bao@nxp.com>
---
arch/arm/boot/dts/ls1021a.dtsi | 2 ++
1 files changed, 2 insertions(+), 0 deletions(-)
diff --git a/arch/arm/boot/dts/ls1021a.dtsi b/arch/arm/boot/dts/ls1021a.dtsi
index bdd6e66..b769e0e 100644
--- a/arch/arm/boot/dts/ls1021a.dtsi
+++ b/arch/arm/boot/dts/ls1021a.dtsi
@@ -736,6 +736,7 @@
<0000 0 0 2 &gic GIC_SPI 188 IRQ_TYPE_LEVEL_HIGH>,
<0000 0 0 3 &gic GIC_SPI 190 IRQ_TYPE_LEVEL_HIGH>,
<0000 0 0 4 &gic GIC_SPI 192 IRQ_TYPE_LEVEL_HIGH>;
+ status = "disabled";
};
pcie@3500000 {
@@ -759,6 +760,7 @@
<0000 0 0 2 &gic GIC_SPI 189 IRQ_TYPE_LEVEL_HIGH>,
<0000 0 0 3 &gic GIC_SPI 191 IRQ_TYPE_LEVEL_HIGH>,
<0000 0 0 4 &gic GIC_SPI 193 IRQ_TYPE_LEVEL_HIGH>;
+ status = "disabled";
};
can0: can@2a70000 {
--
1.7.1
WARNING: multiple messages have this Message-ID (diff)
From: xiaowei.bao@nxp.com (Xiaowei Bao)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH 2/6] ARM: dts: ls1021a: Add the status property disable PCIe
Date: Thu, 25 Oct 2018 19:08:57 +0800 [thread overview]
Message-ID: <20181025110901.5680-2-xiaowei.bao@nxp.com> (raw)
In-Reply-To: <20181025110901.5680-1-xiaowei.bao@nxp.com>
Add the status property disable the PCIe, the property will be enable
by bootloader.
Signed-off-by: Xiaowei Bao <xiaowei.bao@nxp.com>
---
arch/arm/boot/dts/ls1021a.dtsi | 2 ++
1 files changed, 2 insertions(+), 0 deletions(-)
diff --git a/arch/arm/boot/dts/ls1021a.dtsi b/arch/arm/boot/dts/ls1021a.dtsi
index bdd6e66..b769e0e 100644
--- a/arch/arm/boot/dts/ls1021a.dtsi
+++ b/arch/arm/boot/dts/ls1021a.dtsi
@@ -736,6 +736,7 @@
<0000 0 0 2 &gic GIC_SPI 188 IRQ_TYPE_LEVEL_HIGH>,
<0000 0 0 3 &gic GIC_SPI 190 IRQ_TYPE_LEVEL_HIGH>,
<0000 0 0 4 &gic GIC_SPI 192 IRQ_TYPE_LEVEL_HIGH>;
+ status = "disabled";
};
pcie at 3500000 {
@@ -759,6 +760,7 @@
<0000 0 0 2 &gic GIC_SPI 189 IRQ_TYPE_LEVEL_HIGH>,
<0000 0 0 3 &gic GIC_SPI 191 IRQ_TYPE_LEVEL_HIGH>,
<0000 0 0 4 &gic GIC_SPI 193 IRQ_TYPE_LEVEL_HIGH>;
+ status = "disabled";
};
can0: can at 2a70000 {
--
1.7.1
next prev parent reply other threads:[~2018-10-25 11:13 UTC|newest]
Thread overview: 73+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-10-25 11:08 [PATCH 1/6] arm64: dts: Add the status property disable PCIe Xiaowei Bao
2018-10-25 11:08 ` Xiaowei Bao
2018-10-25 11:08 ` Xiaowei Bao [this message]
2018-10-25 11:08 ` [PATCH 2/6] ARM: dts: ls1021a: " Xiaowei Bao
2018-10-25 11:08 ` [PATCH 3/6] PCI: layerscape: Add the EP mode support Xiaowei Bao
2018-10-25 11:08 ` Xiaowei Bao
2018-10-25 21:52 ` Rob Herring
2018-10-25 21:52 ` Rob Herring
2018-10-25 21:52 ` Rob Herring
2018-10-26 3:45 ` Xiaowei Bao
2018-10-26 3:45 ` Xiaowei Bao
2018-10-26 3:45 ` Xiaowei Bao
2018-10-26 3:45 ` Xiaowei Bao
2018-10-26 7:01 ` Arnd Bergmann
2018-10-26 7:01 ` Arnd Bergmann
2018-10-26 7:01 ` Arnd Bergmann
2018-10-26 7:01 ` Arnd Bergmann
2018-10-26 7:42 ` Xiaowei Bao
2018-10-26 7:42 ` Xiaowei Bao
2018-10-26 7:42 ` Xiaowei Bao
2018-10-26 7:42 ` Xiaowei Bao
2018-10-26 20:28 ` Li Yang
2018-10-26 20:28 ` Li Yang
2018-10-26 20:28 ` Li Yang
2018-10-26 20:28 ` Li Yang
2018-10-29 2:35 ` Xiaowei Bao
2018-10-29 2:35 ` Xiaowei Bao
2018-10-29 2:35 ` Xiaowei Bao
2018-10-29 2:35 ` Xiaowei Bao
2018-10-25 11:08 ` [PATCH 4/6] arm64: dts: Add the PCIE EP node in dts Xiaowei Bao
2018-10-25 11:08 ` Xiaowei Bao
2018-10-25 11:09 ` [PATCH 5/6] pci: layerscape: Add the EP mode support Xiaowei Bao
2018-10-25 11:09 ` Xiaowei Bao
2018-10-26 5:29 ` Kishon Vijay Abraham I
2018-10-26 5:29 ` Kishon Vijay Abraham I
2018-10-26 5:29 ` Kishon Vijay Abraham I
2018-10-26 9:18 ` Xiaowei Bao
2018-10-26 9:18 ` Xiaowei Bao
2018-10-26 9:18 ` Xiaowei Bao
2018-10-26 9:18 ` Xiaowei Bao
2018-10-31 2:33 ` Xiaowei Bao
2018-10-31 2:33 ` Xiaowei Bao
2018-10-31 4:15 ` Kishon Vijay Abraham I
2018-10-31 4:15 ` Kishon Vijay Abraham I
2018-10-31 4:15 ` Kishon Vijay Abraham I
2018-10-31 10:38 ` Xiaowei Bao
2018-10-31 10:38 ` Xiaowei Bao
2018-10-31 10:38 ` Xiaowei Bao
2018-10-31 10:38 ` Xiaowei Bao
2018-10-31 10:38 ` Xiaowei Bao
2018-11-05 8:57 ` Kishon Vijay Abraham I
2018-11-05 8:57 ` Kishon Vijay Abraham I
2018-11-05 8:57 ` Kishon Vijay Abraham I
2018-11-05 9:15 ` Xiaowei Bao
2018-11-05 9:15 ` Xiaowei Bao
2018-11-05 9:15 ` Xiaowei Bao
2018-11-05 9:15 ` Xiaowei Bao
2018-11-06 6:06 ` Kishon Vijay Abraham I
2018-11-06 6:06 ` Kishon Vijay Abraham I
2018-11-06 6:06 ` Kishon Vijay Abraham I
2018-11-06 6:48 ` Xiaowei Bao
2018-11-06 6:48 ` Xiaowei Bao
2018-11-06 6:48 ` Xiaowei Bao
2018-11-09 2:50 ` Xiaowei Bao
2018-11-09 2:50 ` Xiaowei Bao
2018-11-09 2:50 ` Xiaowei Bao
2018-11-05 9:15 ` Xiaowei Bao
2018-10-31 2:33 ` Xiaowei Bao
2018-10-31 2:33 ` Xiaowei Bao
2018-10-31 2:33 ` Xiaowei Bao
2018-10-26 9:18 ` Xiaowei Bao
2018-10-25 11:09 ` [PATCH 6/6] misc: pci_endpoint_test: Add the layerscape EP device support Xiaowei Bao
2018-10-25 11:09 ` Xiaowei Bao
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20181025110901.5680-2-xiaowei.bao@nxp.com \
--to=xiaowei.bao@nxp.com \
--cc=arnd@arndb.de \
--cc=bhelgaas@google.com \
--cc=cyrille.pitchen@free-electrons.com \
--cc=devicetree@vger.kernel.org \
--cc=gregkh@linuxfoundation.org \
--cc=kishon@ti.com \
--cc=kstewart@linuxfoundation.org \
--cc=leoyang.li@nxp.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=linuxppc-dev@lists.ozlabs.org \
--cc=lorenzo.pieralisi@arm.com \
--cc=mark.rutland@arm.com \
--cc=minghuan.Lian@nxp.com \
--cc=mingkai.hu@nxp.com \
--cc=niklas.cassel@axis.com \
--cc=pombredanne@nexb.com \
--cc=robh+dt@kernel.org \
--cc=roy.zang@nxp.com \
--cc=shawn.lin@rock-chips.com \
--cc=shawnguo@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.