From: Mathieu Poirier <mathieu.poirier@linaro.org>
To: saiprakash.ranjan@codeaurora.org
Cc: Rob Herring <robh+dt@kernel.org>,
Suzuki K Poulose <suzuki.poulose@arm.com>,
Leo Yan <leo.yan@linaro.org>,
Alexander Shishkin <alexander.shishkin@linux.intel.com>,
Andy Gross <andy.gross@linaro.org>,
David Brown <david.brown@linaro.org>,
devicetree@vger.kernel.org, Mark Rutland <mark.rutland@arm.com>,
Rajendra Nayak <rnayak@codeaurora.org>,
Vivek Gautam <vivek.gautam@codeaurora.org>,
Sibi Sankar <sibis@codeaurora.org>,
linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org,
linux-arm-msm-owner@vger.kernel.org
Subject: Re: [PATCH 1/3] arm64: dts: qcom: sdm845: Add Coresight support
Date: Mon, 14 Jan 2019 08:35:09 -0700 [thread overview]
Message-ID: <20190114153509.GA29374@xps15> (raw)
In-Reply-To: <81172d85ed7782e0db561fcf96a82d46@codeaurora.org>
On Sat, Jan 12, 2019 at 06:21:00PM +0530, saiprakash.ranjan@codeaurora.org wrote:
> Hi Mathieu,
>
> > > +
> > > + etm@7040000 {
> > > + compatible = "arm,coresight-etm4x", "arm,primecell";
> > > + arm,primecell-periphid = <0x000bb95d>;
> >
> > I'm a little curious as to why you need to bypass the normal AMBA bus
> > discovery
> > method by forcing the peripheral ID. Tracers don't show up the way
> > other
> > coresight devices do at boot time?
> >
>
> Yes on some Qcom SoC's like SDM845 and also on some previous ones, for
> ETM(only) amba bus discovery method fails because of wrong pid read from the
> registers. So we have to force this primecell peripheral ids to probe etm.
Ok, if that is the case please add a comment to explain the situation.
Otherwise someone will assuredly ask again in the future.
Mathieu
>
> - Sai
>
> --
> QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a member of
> Code Aurora Forum, hosted by The Linux Foundation
WARNING: multiple messages have this Message-ID (diff)
From: Mathieu Poirier <mathieu.poirier@linaro.org>
To: saiprakash.ranjan@codeaurora.org
Cc: Mark Rutland <mark.rutland@arm.com>,
devicetree@vger.kernel.org,
Rajendra Nayak <rnayak@codeaurora.org>,
Suzuki K Poulose <suzuki.poulose@arm.com>,
Alexander Shishkin <alexander.shishkin@linux.intel.com>,
linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org,
David Brown <david.brown@linaro.org>,
Rob Herring <robh+dt@kernel.org>,
Sibi Sankar <sibis@codeaurora.org>,
Vivek Gautam <vivek.gautam@codeaurora.org>,
Leo Yan <leo.yan@linaro.org>, Andy Gross <andy.gross@linaro.org>,
linux-arm-msm-owner@vger.kernel.org,
linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH 1/3] arm64: dts: qcom: sdm845: Add Coresight support
Date: Mon, 14 Jan 2019 08:35:09 -0700 [thread overview]
Message-ID: <20190114153509.GA29374@xps15> (raw)
In-Reply-To: <81172d85ed7782e0db561fcf96a82d46@codeaurora.org>
On Sat, Jan 12, 2019 at 06:21:00PM +0530, saiprakash.ranjan@codeaurora.org wrote:
> Hi Mathieu,
>
> > > +
> > > + etm@7040000 {
> > > + compatible = "arm,coresight-etm4x", "arm,primecell";
> > > + arm,primecell-periphid = <0x000bb95d>;
> >
> > I'm a little curious as to why you need to bypass the normal AMBA bus
> > discovery
> > method by forcing the peripheral ID. Tracers don't show up the way
> > other
> > coresight devices do at boot time?
> >
>
> Yes on some Qcom SoC's like SDM845 and also on some previous ones, for
> ETM(only) amba bus discovery method fails because of wrong pid read from the
> registers. So we have to force this primecell peripheral ids to probe etm.
Ok, if that is the case please add a comment to explain the situation.
Otherwise someone will assuredly ask again in the future.
Mathieu
>
> - Sai
>
> --
> QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a member of
> Code Aurora Forum, hosted by The Linux Foundation
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2019-01-14 15:35 UTC|newest]
Thread overview: 36+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-01-09 17:46 [PATCH 0/3] Add coresight support for SDM845 Sai Prakash Ranjan
2019-01-09 17:46 ` Sai Prakash Ranjan
2019-01-09 17:46 ` [PATCH 1/3] arm64: dts: qcom: sdm845: Add Coresight support Sai Prakash Ranjan
2019-01-09 17:46 ` Sai Prakash Ranjan
2019-01-11 18:46 ` Mathieu Poirier
2019-01-11 18:46 ` Mathieu Poirier
2019-01-12 12:51 ` saiprakash.ranjan
2019-01-12 12:51 ` saiprakash.ranjan
2019-01-12 12:51 ` saiprakash.ranjan
2019-01-14 15:35 ` Mathieu Poirier [this message]
2019-01-14 15:35 ` Mathieu Poirier
2019-01-15 16:29 ` Sai Prakash Ranjan
2019-01-15 16:29 ` Sai Prakash Ranjan
2019-01-13 7:23 ` Bjorn Andersson
2019-01-13 7:23 ` Bjorn Andersson
2019-01-13 7:23 ` Bjorn Andersson
2019-01-15 16:27 ` Sai Prakash Ranjan
2019-01-15 16:27 ` Sai Prakash Ranjan
2019-01-17 19:50 ` Bjorn Andersson
2019-01-17 19:50 ` Bjorn Andersson
2019-01-18 3:00 ` Sai Prakash Ranjan
2019-01-18 3:00 ` Sai Prakash Ranjan
2019-01-09 17:46 ` [PATCH 2/3] coresight: etm4x: Add support to enable ETMv4.2 Sai Prakash Ranjan
2019-01-09 17:46 ` Sai Prakash Ranjan
2019-01-11 18:52 ` Mathieu Poirier
2019-01-11 18:52 ` Mathieu Poirier
2019-01-12 12:33 ` saiprakash.ranjan
2019-01-12 12:33 ` saiprakash.ranjan
2019-01-09 17:46 ` [PATCH 3/3] arm64: dts: qcom: sdm845: Remove the duplicate header inclusion Sai Prakash Ranjan
2019-01-09 17:46 ` Sai Prakash Ranjan
2019-01-09 17:46 ` Sai Prakash Ranjan
2019-01-09 22:57 ` Doug Anderson
2019-01-09 22:57 ` Doug Anderson
2019-01-09 22:57 ` Doug Anderson
2019-01-10 4:42 ` Sai Prakash Ranjan
2019-01-10 4:42 ` Sai Prakash Ranjan
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20190114153509.GA29374@xps15 \
--to=mathieu.poirier@linaro.org \
--cc=alexander.shishkin@linux.intel.com \
--cc=andy.gross@linaro.org \
--cc=david.brown@linaro.org \
--cc=devicetree@vger.kernel.org \
--cc=leo.yan@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-arm-msm-owner@vger.kernel.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=mark.rutland@arm.com \
--cc=rnayak@codeaurora.org \
--cc=robh+dt@kernel.org \
--cc=saiprakash.ranjan@codeaurora.org \
--cc=sibis@codeaurora.org \
--cc=suzuki.poulose@arm.com \
--cc=vivek.gautam@codeaurora.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.