* [PATCH] clk: imx: pll14xx: Fix quick switch of S/K parameter
@ 2019-09-04 9:49 ` Leonard Crestez
0 siblings, 0 replies; 10+ messages in thread
From: Leonard Crestez @ 2019-09-04 9:49 UTC (permalink / raw)
To: Stephen Boyd, Shawn Guo, Peng Fan
Cc: Jacky Bai, Michael Turquette, Abel Vesa, Daniel Baluta,
Viorel Suman, Dong Aisheng, Fabio Estevam, kernel, linux-imx,
linux-clk, linux-arm-kernel
The PLL14xx on imx8m can change the S and K parameter without requiring
a reset and relock of the whole PLL.
Fix clk_pll144xx_mp_change register reading and use it for pll1443 as
well since no reset+relock is required on K changes either.
Signed-off-by: Leonard Crestez <leonard.crestez@nxp.com>
---
drivers/clk/imx/clk-pll14xx.c | 40 +++++++----------------------------
1 file changed, 8 insertions(+), 32 deletions(-)
The PLLs are currently table-based and none of the entries differ only
in S/K so further work would be required to make use of this. The
prospective user is audio doing tiny freq adjustments and there is no
standard API for that.
Lacking users is not a good reason to carry broken code around.
diff --git a/drivers/clk/imx/clk-pll14xx.c b/drivers/clk/imx/clk-pll14xx.c
index b7213023b238..25342297e5a6 100644
--- a/drivers/clk/imx/clk-pll14xx.c
+++ b/drivers/clk/imx/clk-pll14xx.c
@@ -110,47 +110,21 @@ static unsigned long clk_pll1443x_recalc_rate(struct clk_hw *hw,
do_div(fvco, pdiv << sdiv);
return fvco;
}
-static inline bool clk_pll1416x_mp_change(const struct imx_pll14xx_rate_table *rate,
+static inline bool clk_pll14xx_mp_change(const struct imx_pll14xx_rate_table *rate,
u32 pll_div)
{
u32 old_mdiv, old_pdiv;
- old_mdiv = (pll_div >> MDIV_SHIFT) & MDIV_MASK;
- old_pdiv = (pll_div >> PDIV_SHIFT) & PDIV_MASK;
+ old_mdiv = (pll_div & MDIV_MASK) >> MDIV_SHIFT;
+ old_pdiv = (pll_div & PDIV_MASK) >> PDIV_SHIFT;
return rate->mdiv != old_mdiv || rate->pdiv != old_pdiv;
}
-static inline bool clk_pll1443x_mpk_change(const struct imx_pll14xx_rate_table *rate,
- u32 pll_div_ctl0, u32 pll_div_ctl1)
-{
- u32 old_mdiv, old_pdiv, old_kdiv;
-
- old_mdiv = (pll_div_ctl0 >> MDIV_SHIFT) & MDIV_MASK;
- old_pdiv = (pll_div_ctl0 >> PDIV_SHIFT) & PDIV_MASK;
- old_kdiv = (pll_div_ctl1 >> KDIV_SHIFT) & KDIV_MASK;
-
- return rate->mdiv != old_mdiv || rate->pdiv != old_pdiv ||
- rate->kdiv != old_kdiv;
-}
-
-static inline bool clk_pll1443x_mp_change(const struct imx_pll14xx_rate_table *rate,
- u32 pll_div_ctl0, u32 pll_div_ctl1)
-{
- u32 old_mdiv, old_pdiv, old_kdiv;
-
- old_mdiv = (pll_div_ctl0 >> MDIV_SHIFT) & MDIV_MASK;
- old_pdiv = (pll_div_ctl0 >> PDIV_SHIFT) & PDIV_MASK;
- old_kdiv = (pll_div_ctl1 >> KDIV_SHIFT) & KDIV_MASK;
-
- return rate->mdiv != old_mdiv || rate->pdiv != old_pdiv ||
- rate->kdiv != old_kdiv;
-}
-
static int clk_pll14xx_wait_lock(struct clk_pll14xx *pll)
{
u32 val;
return readl_poll_timeout(pll->base, val, val & LOCK_TIMEOUT_US, 0,
@@ -172,11 +146,11 @@ static int clk_pll1416x_set_rate(struct clk_hw *hw, unsigned long drate,
return -EINVAL;
}
tmp = readl_relaxed(pll->base + 4);
- if (!clk_pll1416x_mp_change(rate, tmp)) {
+ if (!clk_pll14xx_mp_change(rate, tmp)) {
tmp &= ~(SDIV_MASK) << SDIV_SHIFT;
tmp |= rate->sdiv << SDIV_SHIFT;
writel_relaxed(tmp, pll->base + 4);
return 0;
@@ -233,17 +207,19 @@ static int clk_pll1443x_set_rate(struct clk_hw *hw, unsigned long drate,
drate, clk_hw_get_name(hw));
return -EINVAL;
}
tmp = readl_relaxed(pll->base + 4);
- div_val = readl_relaxed(pll->base + 8);
- if (!clk_pll1443x_mpk_change(rate, tmp, div_val)) {
+ if (!clk_pll14xx_mp_change(rate, tmp)) {
tmp &= ~(SDIV_MASK) << SDIV_SHIFT;
tmp |= rate->sdiv << SDIV_SHIFT;
writel_relaxed(tmp, pll->base + 4);
+ tmp = rate->kdiv << KDIV_SHIFT;
+ writel_relaxed(tmp, pll->base + 8);
+
return 0;
}
/* Enable RST */
tmp = readl_relaxed(pll->base);
--
2.17.1
^ permalink raw reply related [flat|nested] 10+ messages in thread
* [PATCH] clk: imx: pll14xx: Fix quick switch of S/K parameter
@ 2019-09-04 9:49 ` Leonard Crestez
0 siblings, 0 replies; 10+ messages in thread
From: Leonard Crestez @ 2019-09-04 9:49 UTC (permalink / raw)
To: Stephen Boyd, Shawn Guo, Peng Fan
Cc: Dong Aisheng, Jacky Bai, Michael Turquette, linux-clk, linux-imx,
Viorel Suman, Fabio Estevam, Daniel Baluta, kernel,
linux-arm-kernel, Abel Vesa
The PLL14xx on imx8m can change the S and K parameter without requiring
a reset and relock of the whole PLL.
Fix clk_pll144xx_mp_change register reading and use it for pll1443 as
well since no reset+relock is required on K changes either.
Signed-off-by: Leonard Crestez <leonard.crestez@nxp.com>
---
drivers/clk/imx/clk-pll14xx.c | 40 +++++++----------------------------
1 file changed, 8 insertions(+), 32 deletions(-)
The PLLs are currently table-based and none of the entries differ only
in S/K so further work would be required to make use of this. The
prospective user is audio doing tiny freq adjustments and there is no
standard API for that.
Lacking users is not a good reason to carry broken code around.
diff --git a/drivers/clk/imx/clk-pll14xx.c b/drivers/clk/imx/clk-pll14xx.c
index b7213023b238..25342297e5a6 100644
--- a/drivers/clk/imx/clk-pll14xx.c
+++ b/drivers/clk/imx/clk-pll14xx.c
@@ -110,47 +110,21 @@ static unsigned long clk_pll1443x_recalc_rate(struct clk_hw *hw,
do_div(fvco, pdiv << sdiv);
return fvco;
}
-static inline bool clk_pll1416x_mp_change(const struct imx_pll14xx_rate_table *rate,
+static inline bool clk_pll14xx_mp_change(const struct imx_pll14xx_rate_table *rate,
u32 pll_div)
{
u32 old_mdiv, old_pdiv;
- old_mdiv = (pll_div >> MDIV_SHIFT) & MDIV_MASK;
- old_pdiv = (pll_div >> PDIV_SHIFT) & PDIV_MASK;
+ old_mdiv = (pll_div & MDIV_MASK) >> MDIV_SHIFT;
+ old_pdiv = (pll_div & PDIV_MASK) >> PDIV_SHIFT;
return rate->mdiv != old_mdiv || rate->pdiv != old_pdiv;
}
-static inline bool clk_pll1443x_mpk_change(const struct imx_pll14xx_rate_table *rate,
- u32 pll_div_ctl0, u32 pll_div_ctl1)
-{
- u32 old_mdiv, old_pdiv, old_kdiv;
-
- old_mdiv = (pll_div_ctl0 >> MDIV_SHIFT) & MDIV_MASK;
- old_pdiv = (pll_div_ctl0 >> PDIV_SHIFT) & PDIV_MASK;
- old_kdiv = (pll_div_ctl1 >> KDIV_SHIFT) & KDIV_MASK;
-
- return rate->mdiv != old_mdiv || rate->pdiv != old_pdiv ||
- rate->kdiv != old_kdiv;
-}
-
-static inline bool clk_pll1443x_mp_change(const struct imx_pll14xx_rate_table *rate,
- u32 pll_div_ctl0, u32 pll_div_ctl1)
-{
- u32 old_mdiv, old_pdiv, old_kdiv;
-
- old_mdiv = (pll_div_ctl0 >> MDIV_SHIFT) & MDIV_MASK;
- old_pdiv = (pll_div_ctl0 >> PDIV_SHIFT) & PDIV_MASK;
- old_kdiv = (pll_div_ctl1 >> KDIV_SHIFT) & KDIV_MASK;
-
- return rate->mdiv != old_mdiv || rate->pdiv != old_pdiv ||
- rate->kdiv != old_kdiv;
-}
-
static int clk_pll14xx_wait_lock(struct clk_pll14xx *pll)
{
u32 val;
return readl_poll_timeout(pll->base, val, val & LOCK_TIMEOUT_US, 0,
@@ -172,11 +146,11 @@ static int clk_pll1416x_set_rate(struct clk_hw *hw, unsigned long drate,
return -EINVAL;
}
tmp = readl_relaxed(pll->base + 4);
- if (!clk_pll1416x_mp_change(rate, tmp)) {
+ if (!clk_pll14xx_mp_change(rate, tmp)) {
tmp &= ~(SDIV_MASK) << SDIV_SHIFT;
tmp |= rate->sdiv << SDIV_SHIFT;
writel_relaxed(tmp, pll->base + 4);
return 0;
@@ -233,17 +207,19 @@ static int clk_pll1443x_set_rate(struct clk_hw *hw, unsigned long drate,
drate, clk_hw_get_name(hw));
return -EINVAL;
}
tmp = readl_relaxed(pll->base + 4);
- div_val = readl_relaxed(pll->base + 8);
- if (!clk_pll1443x_mpk_change(rate, tmp, div_val)) {
+ if (!clk_pll14xx_mp_change(rate, tmp)) {
tmp &= ~(SDIV_MASK) << SDIV_SHIFT;
tmp |= rate->sdiv << SDIV_SHIFT;
writel_relaxed(tmp, pll->base + 4);
+ tmp = rate->kdiv << KDIV_SHIFT;
+ writel_relaxed(tmp, pll->base + 8);
+
return 0;
}
/* Enable RST */
tmp = readl_relaxed(pll->base);
--
2.17.1
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
^ permalink raw reply related [flat|nested] 10+ messages in thread
* Re: [PATCH] clk: imx: pll14xx: Fix quick switch of S/K parameter
2019-09-04 9:49 ` Leonard Crestez
@ 2019-09-06 17:24 ` Stephen Boyd
-1 siblings, 0 replies; 10+ messages in thread
From: Stephen Boyd @ 2019-09-06 17:24 UTC (permalink / raw)
To: Leonard Crestez, Peng Fan, Shawn Guo
Cc: Jacky Bai, Michael Turquette, Abel Vesa, Daniel Baluta,
Viorel Suman, Dong Aisheng, Fabio Estevam, kernel, linux-imx,
linux-clk, linux-arm-kernel
Quoting Leonard Crestez (2019-09-04 02:49:18)
> The PLL14xx on imx8m can change the S and K parameter without requiring
> a reset and relock of the whole PLL.
>
> Fix clk_pll144xx_mp_change register reading and use it for pll1443 as
> well since no reset+relock is required on K changes either.
>
> Signed-off-by: Leonard Crestez <leonard.crestez@nxp.com>
> ---
> drivers/clk/imx/clk-pll14xx.c | 40 +++++++----------------------------
> 1 file changed, 8 insertions(+), 32 deletions(-)
>
> The PLLs are currently table-based and none of the entries differ only
> in S/K so further work would be required to make use of this. The
> prospective user is audio doing tiny freq adjustments and there is no
> standard API for that.
sub-Hz adjustments?
>
> Lacking users is not a good reason to carry broken code around.
Maybe add a Fixes tag so if anyone wants to use it in LTS kernels there
might be a chance that they'll find this patch mention code they're
using.
^ permalink raw reply [flat|nested] 10+ messages in thread
* Re: [PATCH] clk: imx: pll14xx: Fix quick switch of S/K parameter
@ 2019-09-06 17:24 ` Stephen Boyd
0 siblings, 0 replies; 10+ messages in thread
From: Stephen Boyd @ 2019-09-06 17:24 UTC (permalink / raw)
To: Leonard Crestez, Peng Fan, Shawn Guo
Cc: Dong Aisheng, Jacky Bai, Michael Turquette, linux-clk, linux-imx,
Viorel Suman, Fabio Estevam, Daniel Baluta, kernel,
linux-arm-kernel, Abel Vesa
Quoting Leonard Crestez (2019-09-04 02:49:18)
> The PLL14xx on imx8m can change the S and K parameter without requiring
> a reset and relock of the whole PLL.
>
> Fix clk_pll144xx_mp_change register reading and use it for pll1443 as
> well since no reset+relock is required on K changes either.
>
> Signed-off-by: Leonard Crestez <leonard.crestez@nxp.com>
> ---
> drivers/clk/imx/clk-pll14xx.c | 40 +++++++----------------------------
> 1 file changed, 8 insertions(+), 32 deletions(-)
>
> The PLLs are currently table-based and none of the entries differ only
> in S/K so further work would be required to make use of this. The
> prospective user is audio doing tiny freq adjustments and there is no
> standard API for that.
sub-Hz adjustments?
>
> Lacking users is not a good reason to carry broken code around.
Maybe add a Fixes tag so if anyone wants to use it in LTS kernels there
might be a chance that they'll find this patch mention code they're
using.
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
^ permalink raw reply [flat|nested] 10+ messages in thread
* Re: [PATCH] clk: imx: pll14xx: Fix quick switch of S/K parameter
2019-09-06 17:24 ` Stephen Boyd
@ 2019-09-06 19:36 ` Leonard Crestez
-1 siblings, 0 replies; 10+ messages in thread
From: Leonard Crestez @ 2019-09-06 19:36 UTC (permalink / raw)
To: Stephen Boyd, Peng Fan, Shawn Guo, Daniel Baluta
Cc: Jacky Bai, Michael Turquette, Abel Vesa, Viorel Suman,
Aisheng Dong, Fabio Estevam, kernel@pengutronix.de, dl-linux-imx,
linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org
On 06.09.2019 20:24, Stephen Boyd wrote:
> Quoting Leonard Crestez (2019-09-04 02:49:18)
>> The PLL14xx on imx8m can change the S and K parameter without requiring
>> a reset and relock of the whole PLL.
>>
>> Fix clk_pll144xx_mp_change register reading and use it for pll1443 as
>> well since no reset+relock is required on K changes either.
>>
>> Signed-off-by: Leonard Crestez <leonard.crestez@nxp.com>
>> ---
>> drivers/clk/imx/clk-pll14xx.c | 40 +++++++----------------------------
>> 1 file changed, 8 insertions(+), 32 deletions(-)
>>
>> The PLLs are currently table-based and none of the entries differ only
>> in S/K so further work would be required to make use of this. The
>> prospective user is audio doing tiny freq adjustments and there is no
>> standard API for that.
>
> sub-Hz adjustments?
Maybe at the audio level? The PLL itself runs at ~400Mhz so wouldn't
need sub-hz adjustment.
My understanding is that adjustments would be made based on an external
clock so if CLK framework rounds to 1hz then it would just take longer
for adjustment to kick in.
>> Lacking users is not a good reason to carry broken code around.
>
> Maybe add a Fixes tag so if anyone wants to use it in LTS kernels there
> might be a chance that they'll find this patch mention code they're
> using.
It doesn't meet stable kernel rules because it doesn't "fix a real bug
that bothers people" but it's still technically a fix:
Fixes: 8646d4dcc7fb ("clk: imx: Add PLLs driver for imx8mm soc")
--
Regards,
Leonard
^ permalink raw reply [flat|nested] 10+ messages in thread
* Re: [PATCH] clk: imx: pll14xx: Fix quick switch of S/K parameter
@ 2019-09-06 19:36 ` Leonard Crestez
0 siblings, 0 replies; 10+ messages in thread
From: Leonard Crestez @ 2019-09-06 19:36 UTC (permalink / raw)
To: Stephen Boyd, Peng Fan, Shawn Guo, Daniel Baluta
Cc: Aisheng Dong, Jacky Bai, Michael Turquette,
linux-clk@vger.kernel.org, dl-linux-imx, Viorel Suman,
Fabio Estevam, kernel@pengutronix.de,
linux-arm-kernel@lists.infradead.org, Abel Vesa
On 06.09.2019 20:24, Stephen Boyd wrote:
> Quoting Leonard Crestez (2019-09-04 02:49:18)
>> The PLL14xx on imx8m can change the S and K parameter without requiring
>> a reset and relock of the whole PLL.
>>
>> Fix clk_pll144xx_mp_change register reading and use it for pll1443 as
>> well since no reset+relock is required on K changes either.
>>
>> Signed-off-by: Leonard Crestez <leonard.crestez@nxp.com>
>> ---
>> drivers/clk/imx/clk-pll14xx.c | 40 +++++++----------------------------
>> 1 file changed, 8 insertions(+), 32 deletions(-)
>>
>> The PLLs are currently table-based and none of the entries differ only
>> in S/K so further work would be required to make use of this. The
>> prospective user is audio doing tiny freq adjustments and there is no
>> standard API for that.
>
> sub-Hz adjustments?
Maybe at the audio level? The PLL itself runs at ~400Mhz so wouldn't
need sub-hz adjustment.
My understanding is that adjustments would be made based on an external
clock so if CLK framework rounds to 1hz then it would just take longer
for adjustment to kick in.
>> Lacking users is not a good reason to carry broken code around.
>
> Maybe add a Fixes tag so if anyone wants to use it in LTS kernels there
> might be a chance that they'll find this patch mention code they're
> using.
It doesn't meet stable kernel rules because it doesn't "fix a real bug
that bothers people" but it's still technically a fix:
Fixes: 8646d4dcc7fb ("clk: imx: Add PLLs driver for imx8mm soc")
--
Regards,
Leonard
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
^ permalink raw reply [flat|nested] 10+ messages in thread
* Re: [PATCH] clk: imx: pll14xx: Fix quick switch of S/K parameter
2019-09-06 19:36 ` Leonard Crestez
@ 2019-09-09 8:20 ` Stephen Boyd
-1 siblings, 0 replies; 10+ messages in thread
From: Stephen Boyd @ 2019-09-09 8:20 UTC (permalink / raw)
To: Daniel Baluta, Leonard Crestez, Peng Fan, Shawn Guo
Cc: Jacky Bai, Michael Turquette, Abel Vesa, Viorel Suman,
Aisheng Dong, Fabio Estevam, kernel@pengutronix.de, dl-linux-imx,
linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org
Quoting Leonard Crestez (2019-09-06 12:36:47)
> On 06.09.2019 20:24, Stephen Boyd wrote:
> > Quoting Leonard Crestez (2019-09-04 02:49:18)
> >> The PLL14xx on imx8m can change the S and K parameter without requiring
> >> a reset and relock of the whole PLL.
> >>
> >> Fix clk_pll144xx_mp_change register reading and use it for pll1443 as
> >> well since no reset+relock is required on K changes either.
> >>
> >> Signed-off-by: Leonard Crestez <leonard.crestez@nxp.com>
> >> ---
> >> drivers/clk/imx/clk-pll14xx.c | 40 +++++++----------------------------
> >> 1 file changed, 8 insertions(+), 32 deletions(-)
> >>
> >> The PLLs are currently table-based and none of the entries differ only
> >> in S/K so further work would be required to make use of this. The
> >> prospective user is audio doing tiny freq adjustments and there is no
> >> standard API for that.
> >
> > sub-Hz adjustments?
>
> Maybe at the audio level? The PLL itself runs at ~400Mhz so wouldn't
> need sub-hz adjustment.
>
> My understanding is that adjustments would be made based on an external
> clock so if CLK framework rounds to 1hz then it would just take longer
> for adjustment to kick in.
Ok.
>
> >> Lacking users is not a good reason to carry broken code around.
> >
> > Maybe add a Fixes tag so if anyone wants to use it in LTS kernels there
> > might be a chance that they'll find this patch mention code they're
> > using.
>
> It doesn't meet stable kernel rules because it doesn't "fix a real bug
> that bothers people" but it's still technically a fix:
>
> Fixes: 8646d4dcc7fb ("clk: imx: Add PLLs driver for imx8mm soc")
>
Sure. Thanks! I assume Shawn will pick this up.
^ permalink raw reply [flat|nested] 10+ messages in thread
* Re: [PATCH] clk: imx: pll14xx: Fix quick switch of S/K parameter
@ 2019-09-09 8:20 ` Stephen Boyd
0 siblings, 0 replies; 10+ messages in thread
From: Stephen Boyd @ 2019-09-09 8:20 UTC (permalink / raw)
To: Daniel Baluta, Leonard Crestez, Peng Fan, Shawn Guo
Cc: Aisheng Dong, Jacky Bai, Michael Turquette,
linux-clk@vger.kernel.org, dl-linux-imx, Viorel Suman,
Fabio Estevam, kernel@pengutronix.de,
linux-arm-kernel@lists.infradead.org, Abel Vesa
Quoting Leonard Crestez (2019-09-06 12:36:47)
> On 06.09.2019 20:24, Stephen Boyd wrote:
> > Quoting Leonard Crestez (2019-09-04 02:49:18)
> >> The PLL14xx on imx8m can change the S and K parameter without requiring
> >> a reset and relock of the whole PLL.
> >>
> >> Fix clk_pll144xx_mp_change register reading and use it for pll1443 as
> >> well since no reset+relock is required on K changes either.
> >>
> >> Signed-off-by: Leonard Crestez <leonard.crestez@nxp.com>
> >> ---
> >> drivers/clk/imx/clk-pll14xx.c | 40 +++++++----------------------------
> >> 1 file changed, 8 insertions(+), 32 deletions(-)
> >>
> >> The PLLs are currently table-based and none of the entries differ only
> >> in S/K so further work would be required to make use of this. The
> >> prospective user is audio doing tiny freq adjustments and there is no
> >> standard API for that.
> >
> > sub-Hz adjustments?
>
> Maybe at the audio level? The PLL itself runs at ~400Mhz so wouldn't
> need sub-hz adjustment.
>
> My understanding is that adjustments would be made based on an external
> clock so if CLK framework rounds to 1hz then it would just take longer
> for adjustment to kick in.
Ok.
>
> >> Lacking users is not a good reason to carry broken code around.
> >
> > Maybe add a Fixes tag so if anyone wants to use it in LTS kernels there
> > might be a chance that they'll find this patch mention code they're
> > using.
>
> It doesn't meet stable kernel rules because it doesn't "fix a real bug
> that bothers people" but it's still technically a fix:
>
> Fixes: 8646d4dcc7fb ("clk: imx: Add PLLs driver for imx8mm soc")
>
Sure. Thanks! I assume Shawn will pick this up.
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
^ permalink raw reply [flat|nested] 10+ messages in thread
* Re: [PATCH] clk: imx: pll14xx: Fix quick switch of S/K parameter
2019-09-04 9:49 ` Leonard Crestez
@ 2019-10-06 1:04 ` Shawn Guo
-1 siblings, 0 replies; 10+ messages in thread
From: Shawn Guo @ 2019-10-06 1:04 UTC (permalink / raw)
To: Leonard Crestez
Cc: Stephen Boyd, Peng Fan, Jacky Bai, Michael Turquette, Abel Vesa,
Daniel Baluta, Viorel Suman, Dong Aisheng, Fabio Estevam, kernel,
linux-imx, linux-clk, linux-arm-kernel
On Wed, Sep 04, 2019 at 12:49:18PM +0300, Leonard Crestez wrote:
> The PLL14xx on imx8m can change the S and K parameter without requiring
> a reset and relock of the whole PLL.
>
> Fix clk_pll144xx_mp_change register reading and use it for pll1443 as
> well since no reset+relock is required on K changes either.
>
> Signed-off-by: Leonard Crestez <leonard.crestez@nxp.com>
Applied, thanks.
^ permalink raw reply [flat|nested] 10+ messages in thread
* Re: [PATCH] clk: imx: pll14xx: Fix quick switch of S/K parameter
@ 2019-10-06 1:04 ` Shawn Guo
0 siblings, 0 replies; 10+ messages in thread
From: Shawn Guo @ 2019-10-06 1:04 UTC (permalink / raw)
To: Leonard Crestez
Cc: Dong Aisheng, Peng Fan, Jacky Bai, Stephen Boyd,
Michael Turquette, linux-clk, linux-imx, Viorel Suman,
Fabio Estevam, Daniel Baluta, kernel, linux-arm-kernel, Abel Vesa
On Wed, Sep 04, 2019 at 12:49:18PM +0300, Leonard Crestez wrote:
> The PLL14xx on imx8m can change the S and K parameter without requiring
> a reset and relock of the whole PLL.
>
> Fix clk_pll144xx_mp_change register reading and use it for pll1443 as
> well since no reset+relock is required on K changes either.
>
> Signed-off-by: Leonard Crestez <leonard.crestez@nxp.com>
Applied, thanks.
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
^ permalink raw reply [flat|nested] 10+ messages in thread
end of thread, other threads:[~2019-10-06 1:05 UTC | newest]
Thread overview: 10+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2019-09-04 9:49 [PATCH] clk: imx: pll14xx: Fix quick switch of S/K parameter Leonard Crestez
2019-09-04 9:49 ` Leonard Crestez
2019-09-06 17:24 ` Stephen Boyd
2019-09-06 17:24 ` Stephen Boyd
2019-09-06 19:36 ` Leonard Crestez
2019-09-06 19:36 ` Leonard Crestez
2019-09-09 8:20 ` Stephen Boyd
2019-09-09 8:20 ` Stephen Boyd
2019-10-06 1:04 ` Shawn Guo
2019-10-06 1:04 ` Shawn Guo
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.