From: Rob Herring <robh@kernel.org>
To: Xiaowei Bao <xiaowei.bao@nxp.com>
Cc: roy.zang@nxp.com, robh+dt@kernel.org,
linux-kernel@vger.kernel.org, Zhiqiang.Hou@nxp.com,
jingoohan1@gmail.com, devicetree@vger.kernel.org,
gustavo.pimentel@synopsys.com, Minghuan.Lian@nxp.com,
mingkai.hu@nxp.com, linux-arm-kernel@lists.infradead.org,
leoyang.li@nxp.com, shawnguo@kernel.org, andrew.murray@arm.com,
linux-pci@vger.kernel.org, bhelgaas@google.com,
lorenzo.pieralisi@arm.com, kishon@ti.com,
linuxppc-dev@lists.ozlabs.org, amurray@thegoodpenguin.co.uk
Subject: Re: [PATCH v6 01/11] PCI: designware-ep: Add multiple PFs support for DWC
Date: Wed, 20 May 2020 14:32:39 -0600 [thread overview]
Message-ID: <20200520203239.GA503864@bogus> (raw)
In-Reply-To: <20200314033038.24844-2-xiaowei.bao@nxp.com>
On Sat, 14 Mar 2020 11:30:28 +0800, Xiaowei Bao wrote:
> Add multiple PFs support for DWC, due to different PF have different
> config space, we use func_conf_select callback function to access
> the different PF's config space, the different chip company need to
> implement this callback function when use the DWC IP core and intend
> to support multiple PFs feature.
>
> Signed-off-by: Xiaowei Bao <xiaowei.bao@nxp.com>
> Acked-by: Gustavo Pimentel <gustavo.pimentel@synopsys.com>
> ---
> v2:
> - Remove duplicate redundant code.
> - Reimplement the PF config space access way.
> v3:
> - Integrate duplicate code for func_select.
> - Move PCIE_ATU_FUNC_NUM(pf) (pf << 20) to ((pf) << 20).
> - Add the comments for func_conf_select function.
> v4:
> - Correct the commit message.
> v5:
> - No change.
> v6:
> - No change.
>
> drivers/pci/controller/dwc/pcie-designware-ep.c | 123 ++++++++++++++++--------
> drivers/pci/controller/dwc/pcie-designware.c | 59 ++++++++----
> drivers/pci/controller/dwc/pcie-designware.h | 18 +++-
> 3 files changed, 142 insertions(+), 58 deletions(-)
>
Reviewed-by: Rob Herring <robh@kernel.org>
WARNING: multiple messages have this Message-ID (diff)
From: Rob Herring <robh@kernel.org>
To: Xiaowei Bao <xiaowei.bao@nxp.com>
Cc: roy.zang@nxp.com, lorenzo.pieralisi@arm.com,
devicetree@vger.kernel.org, jingoohan1@gmail.com,
Zhiqiang.Hou@nxp.com, linuxppc-dev@lists.ozlabs.org,
linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org,
leoyang.li@nxp.com, Minghuan.Lian@nxp.com, robh+dt@kernel.org,
linux-arm-kernel@lists.infradead.org,
gustavo.pimentel@synopsys.com, bhelgaas@google.com,
andrew.murray@arm.com, kishon@ti.com, shawnguo@kernel.org,
mingkai.hu@nxp.com, amurray@thegoodpenguin.co.uk
Subject: Re: [PATCH v6 01/11] PCI: designware-ep: Add multiple PFs support for DWC
Date: Wed, 20 May 2020 14:32:39 -0600 [thread overview]
Message-ID: <20200520203239.GA503864@bogus> (raw)
In-Reply-To: <20200314033038.24844-2-xiaowei.bao@nxp.com>
On Sat, 14 Mar 2020 11:30:28 +0800, Xiaowei Bao wrote:
> Add multiple PFs support for DWC, due to different PF have different
> config space, we use func_conf_select callback function to access
> the different PF's config space, the different chip company need to
> implement this callback function when use the DWC IP core and intend
> to support multiple PFs feature.
>
> Signed-off-by: Xiaowei Bao <xiaowei.bao@nxp.com>
> Acked-by: Gustavo Pimentel <gustavo.pimentel@synopsys.com>
> ---
> v2:
> - Remove duplicate redundant code.
> - Reimplement the PF config space access way.
> v3:
> - Integrate duplicate code for func_select.
> - Move PCIE_ATU_FUNC_NUM(pf) (pf << 20) to ((pf) << 20).
> - Add the comments for func_conf_select function.
> v4:
> - Correct the commit message.
> v5:
> - No change.
> v6:
> - No change.
>
> drivers/pci/controller/dwc/pcie-designware-ep.c | 123 ++++++++++++++++--------
> drivers/pci/controller/dwc/pcie-designware.c | 59 ++++++++----
> drivers/pci/controller/dwc/pcie-designware.h | 18 +++-
> 3 files changed, 142 insertions(+), 58 deletions(-)
>
Reviewed-by: Rob Herring <robh@kernel.org>
WARNING: multiple messages have this Message-ID (diff)
From: Rob Herring <robh@kernel.org>
To: Xiaowei Bao <xiaowei.bao@nxp.com>
Cc: roy.zang@nxp.com, lorenzo.pieralisi@arm.com,
devicetree@vger.kernel.org, jingoohan1@gmail.com,
Zhiqiang.Hou@nxp.com, linuxppc-dev@lists.ozlabs.org,
linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org,
leoyang.li@nxp.com, Minghuan.Lian@nxp.com, robh+dt@kernel.org,
linux-arm-kernel@lists.infradead.org,
gustavo.pimentel@synopsys.com, bhelgaas@google.com,
andrew.murray@arm.com, kishon@ti.com, shawnguo@kernel.org,
mingkai.hu@nxp.com, amurray@thegoodpenguin.co.uk
Subject: Re: [PATCH v6 01/11] PCI: designware-ep: Add multiple PFs support for DWC
Date: Wed, 20 May 2020 14:32:39 -0600 [thread overview]
Message-ID: <20200520203239.GA503864@bogus> (raw)
In-Reply-To: <20200314033038.24844-2-xiaowei.bao@nxp.com>
On Sat, 14 Mar 2020 11:30:28 +0800, Xiaowei Bao wrote:
> Add multiple PFs support for DWC, due to different PF have different
> config space, we use func_conf_select callback function to access
> the different PF's config space, the different chip company need to
> implement this callback function when use the DWC IP core and intend
> to support multiple PFs feature.
>
> Signed-off-by: Xiaowei Bao <xiaowei.bao@nxp.com>
> Acked-by: Gustavo Pimentel <gustavo.pimentel@synopsys.com>
> ---
> v2:
> - Remove duplicate redundant code.
> - Reimplement the PF config space access way.
> v3:
> - Integrate duplicate code for func_select.
> - Move PCIE_ATU_FUNC_NUM(pf) (pf << 20) to ((pf) << 20).
> - Add the comments for func_conf_select function.
> v4:
> - Correct the commit message.
> v5:
> - No change.
> v6:
> - No change.
>
> drivers/pci/controller/dwc/pcie-designware-ep.c | 123 ++++++++++++++++--------
> drivers/pci/controller/dwc/pcie-designware.c | 59 ++++++++----
> drivers/pci/controller/dwc/pcie-designware.h | 18 +++-
> 3 files changed, 142 insertions(+), 58 deletions(-)
>
Reviewed-by: Rob Herring <robh@kernel.org>
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2020-05-20 20:32 UTC|newest]
Thread overview: 48+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-03-14 3:30 [PATCH v6 00/11] Add the multiple PF support for DWC and Layerscape Xiaowei Bao
2020-03-14 3:30 ` Xiaowei Bao
2020-03-14 3:30 ` [PATCH v6 01/11] PCI: designware-ep: Add multiple PFs support for DWC Xiaowei Bao
2020-03-14 3:30 ` Xiaowei Bao
2020-05-20 20:32 ` Rob Herring [this message]
2020-05-20 20:32 ` Rob Herring
2020-05-20 20:32 ` Rob Herring
2020-03-14 3:30 ` [PATCH v6 02/11] PCI: designware-ep: Add the doorbell mode of MSI-X in EP mode Xiaowei Bao
2020-03-14 3:30 ` Xiaowei Bao
2020-03-14 3:30 ` [PATCH v6 03/11] PCI: designware-ep: Move the function of getting MSI capability forward Xiaowei Bao
2020-03-14 3:30 ` Xiaowei Bao
2020-03-14 3:30 ` [PATCH v6 04/11] PCI: designware-ep: Modify MSI and MSIX CAP way of finding Xiaowei Bao
2020-03-14 3:30 ` Xiaowei Bao
2020-05-20 20:45 ` Rob Herring
2020-05-20 20:45 ` Rob Herring
2020-05-20 20:45 ` Rob Herring
2020-09-23 20:16 ` Bjorn Helgaas
2020-09-23 20:16 ` Bjorn Helgaas
2020-09-23 20:16 ` Bjorn Helgaas
2020-09-24 14:53 ` Z.q. Hou
2020-09-24 14:53 ` Z.q. Hou
2020-09-24 14:53 ` Z.q. Hou
2020-03-14 3:30 ` [PATCH v6 05/11] dt-bindings: pci: layerscape-pci: Add compatible strings for ls1088a and ls2088a Xiaowei Bao
2020-03-14 3:30 ` Xiaowei Bao
2020-03-14 3:30 ` [PATCH v6 06/11] PCI: layerscape: Fix some format issue of the code Xiaowei Bao
2020-03-14 3:30 ` Xiaowei Bao
2020-03-14 3:30 ` [PATCH v6 07/11] PCI: layerscape: Modify the way of getting capability with different PEX Xiaowei Bao
2020-03-14 3:30 ` Xiaowei Bao
2020-05-20 20:45 ` Rob Herring
2020-05-20 20:45 ` Rob Herring
2020-05-20 20:45 ` Rob Herring
2020-03-14 3:30 ` [PATCH v6 08/11] PCI: layerscape: Modify the MSIX to the doorbell mode Xiaowei Bao
2020-03-14 3:30 ` Xiaowei Bao
2020-03-14 3:30 ` [PATCH v6 09/11] PCI: layerscape: Add EP mode support for ls1088a and ls2088a Xiaowei Bao
2020-03-14 3:30 ` Xiaowei Bao
2020-05-20 20:50 ` Rob Herring
2020-05-20 20:50 ` Rob Herring
2020-05-20 20:50 ` Rob Herring
2020-03-14 3:30 ` [PATCH v6 10/11] arm64: dts: layerscape: Add PCIe EP node for ls1088a Xiaowei Bao
2020-03-14 3:30 ` Xiaowei Bao
2020-03-14 3:30 ` [PATCH v6 11/11] misc: pci_endpoint_test: Add LS1088a in pci_device_id table Xiaowei Bao
2020-03-14 3:30 ` Xiaowei Bao
2020-07-06 10:46 ` [PATCH v6 00/11] Add the multiple PF support for DWC and Layerscape Lorenzo Pieralisi
2020-07-06 10:46 ` Lorenzo Pieralisi
2020-07-06 10:46 ` Lorenzo Pieralisi
2020-07-07 2:10 ` Z.q. Hou
2020-07-07 2:10 ` Z.q. Hou
2020-07-07 2:10 ` Z.q. Hou
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20200520203239.GA503864@bogus \
--to=robh@kernel.org \
--cc=Minghuan.Lian@nxp.com \
--cc=Zhiqiang.Hou@nxp.com \
--cc=amurray@thegoodpenguin.co.uk \
--cc=andrew.murray@arm.com \
--cc=bhelgaas@google.com \
--cc=devicetree@vger.kernel.org \
--cc=gustavo.pimentel@synopsys.com \
--cc=jingoohan1@gmail.com \
--cc=kishon@ti.com \
--cc=leoyang.li@nxp.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=linuxppc-dev@lists.ozlabs.org \
--cc=lorenzo.pieralisi@arm.com \
--cc=mingkai.hu@nxp.com \
--cc=robh+dt@kernel.org \
--cc=roy.zang@nxp.com \
--cc=shawnguo@kernel.org \
--cc=xiaowei.bao@nxp.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.