From: Miquel Raynal <miquel.raynal@bootlin.com>
To: Geert Uytterhoeven <geert@linux-m68k.org>
Cc: Richard Weinberger <richard@nod.at>,
Vignesh Raghavendra <vigneshr@ti.com>,
Tudor Ambarus <Tudor.Ambarus@microchip.com>,
Pratyush Yadav <p.yadav@ti.com>, Michael Walle <michael@walle.cc>,
MTD Maling List <linux-mtd@lists.infradead.org>,
Rob Herring <robh+dt@kernel.org>,
"open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS"
<devicetree@vger.kernel.org>,
Milan Stevanovic <milan.stevanovic@se.com>,
Jimmy Lalande <jimmy.lalande@se.com>,
Thomas Petazzoni <thomas.petazzoni@bootlin.com>,
Linux-Renesas <linux-renesas-soc@vger.kernel.org>,
Magnus Damm <magnus.damm@gmail.com>,
Gareth Williams <gareth.williams.jx@renesas.com>,
Phil Edworthy <phil.edworthy@renesas.com>,
Wolfram Sang <wsa@kernel.org>,
Chris Brandt <Chris.Brandt@renesas.com>,
Ralph Siemsen <ralph.siemsen@linaro.org>,
Geert Uytterhoeven <geert+renesas@glider.be>,
Rob Herring <robh@kernel.org>
Subject: Re: [PATCH v6 1/4] dt-bindings: mtd: renesas: Describe Renesas R-Car Gen3 & RZ/N1 NAND controller
Date: Fri, 17 Dec 2021 16:51:02 +0100 [thread overview]
Message-ID: <20211217165102.6950cf40@xps13> (raw)
In-Reply-To: <CAMuHMdWnyLjzDf0oC1ttTarY4kaJD+xcrnkvug-i+8GHgRWmyg@mail.gmail.com>
Hi Geert,
geert@linux-m68k.org wrote on Fri, 17 Dec 2021 16:44:59 +0100:
> Hi Miquel,
>
> On Fri, Dec 17, 2021 at 3:20 PM Miquel Raynal <miquel.raynal@bootlin.com> wrote:
> > Add a Yaml description for this Renesas NAND controller.
> >
> > As this controller is embedded on different SoC families, provide:
> > * a family-specific "r-car-gen3" compatible and a more specific
> > "r8a77951" one
> > * a family-specific "rzn1" compatible and a more specific "r9a06g032"
> > one
> >
> > More compatibles can be added later if new SoCs with this controller
> > must be supported.
> >
> > Signed-off-by: Miquel Raynal <miquel.raynal@bootlin.com>
> > Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
> > Reviewed-by: Rob Herring <robh@kernel.org>
>
> Thanks for the update!
>
> > --- /dev/null
> > +++ b/Documentation/devicetree/bindings/mtd/renesas-nandc.yaml
> > @@ -0,0 +1,66 @@
> > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
> > +%YAML 1.2
> > +---
> > +$id: http://devicetree.org/schemas/mtd/renesas-nandc.yaml#
> > +$schema: http://devicetree.org/meta-schemas/core.yaml#
> > +
> > +title: Renesas R-Car Gen3 & RZ/N1x NAND flash controller device tree bindings
> > +
> > +maintainers:
> > + - Miquel Raynal <miquel.raynal@bootlin.com>
> > +
> > +allOf:
> > + - $ref: "nand-controller.yaml"
> > +
> > +properties:
> > + compatible:
> > + oneOf:
> > + - items:
> > + - enum:
> > + - renesas,r8a77951-nandc
> > + - const: renesas,rcar-gen3-nandc
>
> Might be a bit premature to add these before they have been tested,
> and because there are small differences in integration, cfr. below.
>
> > +
> > + - items:
> > + - enum:
> > + - renesas,r9a06g032-nandc
> > + - const: renesas,rzn1-nandc
> > +
> > + reg:
> > + maxItems: 1
> > +
> > + interrupts:
> > + maxItems: 1
> > +
> > + clocks:
> > + items:
> > + - description: APB host controller clock
> > + - description: External NAND bus clock
> > +
> > + clock-names:
> > + items:
> > + - const: hclk
> > + - const: eclk
>
> On R-Car Gen3, there's a single module clock.
> Plus a power-domain to manage that.
>
> Actually the RZ/N1 clock driver also registers a PM Domain, so letting
> Runtime PM manage the clocks may work on RZ/N1, too...
>
> On R-Car Gen3, there's also a module reset.
Ok, I didn't know. I propose to drop the r-car-gen3 compatible entirely
from the driver and the binding when I'll apply the series. Is it fine
for you?
>
> > +
> > +required:
> > + - compatible
> > + - reg
> > + - clocks
> > + - clock-names
> > + - interrupts
> > +
> > +unevaluatedProperties: false
> > +
> > +examples:
> > + - |
> > + #include <dt-bindings/interrupt-controller/arm-gic.h>
> > + #include <dt-bindings/clock/r9a06g032-sysctrl.h>
> > +
> > + nand-controller@40102000 {
> > + compatible = "renesas,r9a06g032-nandc", "renesas,rzn1-nandc";
> > + reg = <0x40102000 0x2000>;
> > + interrupts = <GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH>;
> > + clocks = <&sysctrl R9A06G032_HCLK_NAND>, <&sysctrl R9A06G032_CLK_NAND>;
> > + clock-names = "hclk", "eclk";
> > + #address-cells = <1>;
> > + #size-cells = <0>;
> > + };
>
> Gr{oetje,eeting}s,
>
> Geert
>
> --
> Geert Uytterhoeven -- There's lots of Linux beyond ia32 -- geert@linux-m68k.org
>
> In personal conversations with technical people, I call myself a hacker. But
> when I'm talking to journalists I just say "programmer" or something like that.
> -- Linus Torvalds
Thanks,
Miquèl
______________________________________________________
Linux MTD discussion mailing list
http://lists.infradead.org/mailman/listinfo/linux-mtd/
WARNING: multiple messages have this Message-ID (diff)
From: Miquel Raynal <miquel.raynal@bootlin.com>
To: Geert Uytterhoeven <geert@linux-m68k.org>
Cc: Richard Weinberger <richard@nod.at>,
Vignesh Raghavendra <vigneshr@ti.com>,
Tudor Ambarus <Tudor.Ambarus@microchip.com>,
Pratyush Yadav <p.yadav@ti.com>, Michael Walle <michael@walle.cc>,
MTD Maling List <linux-mtd@lists.infradead.org>,
Rob Herring <robh+dt@kernel.org>,
"open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS"
<devicetree@vger.kernel.org>,
Milan Stevanovic <milan.stevanovic@se.com>,
Jimmy Lalande <jimmy.lalande@se.com>,
Thomas Petazzoni <thomas.petazzoni@bootlin.com>,
Linux-Renesas <linux-renesas-soc@vger.kernel.org>,
Magnus Damm <magnus.damm@gmail.com>,
Gareth Williams <gareth.williams.jx@renesas.com>,
Phil Edworthy <phil.edworthy@renesas.com>,
Wolfram Sang <wsa@kernel.org>,
Chris Brandt <Chris.Brandt@renesas.com>,
Ralph Siemsen <ralph.siemsen@linaro.org>,
Geert Uytterhoeven <geert+renesas@glider.be>,
Rob Herring <robh@kernel.org>
Subject: Re: [PATCH v6 1/4] dt-bindings: mtd: renesas: Describe Renesas R-Car Gen3 & RZ/N1 NAND controller
Date: Fri, 17 Dec 2021 16:51:02 +0100 [thread overview]
Message-ID: <20211217165102.6950cf40@xps13> (raw)
In-Reply-To: <CAMuHMdWnyLjzDf0oC1ttTarY4kaJD+xcrnkvug-i+8GHgRWmyg@mail.gmail.com>
Hi Geert,
geert@linux-m68k.org wrote on Fri, 17 Dec 2021 16:44:59 +0100:
> Hi Miquel,
>
> On Fri, Dec 17, 2021 at 3:20 PM Miquel Raynal <miquel.raynal@bootlin.com> wrote:
> > Add a Yaml description for this Renesas NAND controller.
> >
> > As this controller is embedded on different SoC families, provide:
> > * a family-specific "r-car-gen3" compatible and a more specific
> > "r8a77951" one
> > * a family-specific "rzn1" compatible and a more specific "r9a06g032"
> > one
> >
> > More compatibles can be added later if new SoCs with this controller
> > must be supported.
> >
> > Signed-off-by: Miquel Raynal <miquel.raynal@bootlin.com>
> > Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
> > Reviewed-by: Rob Herring <robh@kernel.org>
>
> Thanks for the update!
>
> > --- /dev/null
> > +++ b/Documentation/devicetree/bindings/mtd/renesas-nandc.yaml
> > @@ -0,0 +1,66 @@
> > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
> > +%YAML 1.2
> > +---
> > +$id: http://devicetree.org/schemas/mtd/renesas-nandc.yaml#
> > +$schema: http://devicetree.org/meta-schemas/core.yaml#
> > +
> > +title: Renesas R-Car Gen3 & RZ/N1x NAND flash controller device tree bindings
> > +
> > +maintainers:
> > + - Miquel Raynal <miquel.raynal@bootlin.com>
> > +
> > +allOf:
> > + - $ref: "nand-controller.yaml"
> > +
> > +properties:
> > + compatible:
> > + oneOf:
> > + - items:
> > + - enum:
> > + - renesas,r8a77951-nandc
> > + - const: renesas,rcar-gen3-nandc
>
> Might be a bit premature to add these before they have been tested,
> and because there are small differences in integration, cfr. below.
>
> > +
> > + - items:
> > + - enum:
> > + - renesas,r9a06g032-nandc
> > + - const: renesas,rzn1-nandc
> > +
> > + reg:
> > + maxItems: 1
> > +
> > + interrupts:
> > + maxItems: 1
> > +
> > + clocks:
> > + items:
> > + - description: APB host controller clock
> > + - description: External NAND bus clock
> > +
> > + clock-names:
> > + items:
> > + - const: hclk
> > + - const: eclk
>
> On R-Car Gen3, there's a single module clock.
> Plus a power-domain to manage that.
>
> Actually the RZ/N1 clock driver also registers a PM Domain, so letting
> Runtime PM manage the clocks may work on RZ/N1, too...
>
> On R-Car Gen3, there's also a module reset.
Ok, I didn't know. I propose to drop the r-car-gen3 compatible entirely
from the driver and the binding when I'll apply the series. Is it fine
for you?
>
> > +
> > +required:
> > + - compatible
> > + - reg
> > + - clocks
> > + - clock-names
> > + - interrupts
> > +
> > +unevaluatedProperties: false
> > +
> > +examples:
> > + - |
> > + #include <dt-bindings/interrupt-controller/arm-gic.h>
> > + #include <dt-bindings/clock/r9a06g032-sysctrl.h>
> > +
> > + nand-controller@40102000 {
> > + compatible = "renesas,r9a06g032-nandc", "renesas,rzn1-nandc";
> > + reg = <0x40102000 0x2000>;
> > + interrupts = <GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH>;
> > + clocks = <&sysctrl R9A06G032_HCLK_NAND>, <&sysctrl R9A06G032_CLK_NAND>;
> > + clock-names = "hclk", "eclk";
> > + #address-cells = <1>;
> > + #size-cells = <0>;
> > + };
>
> Gr{oetje,eeting}s,
>
> Geert
>
> --
> Geert Uytterhoeven -- There's lots of Linux beyond ia32 -- geert@linux-m68k.org
>
> In personal conversations with technical people, I call myself a hacker. But
> when I'm talking to journalists I just say "programmer" or something like that.
> -- Linus Torvalds
Thanks,
Miquèl
next prev parent reply other threads:[~2021-12-17 15:51 UTC|newest]
Thread overview: 32+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-12-17 14:20 [PATCH v6 0/4] Renesas NAND controller support Miquel Raynal
2021-12-17 14:20 ` Miquel Raynal
2021-12-17 14:20 ` [PATCH v6 1/4] dt-bindings: mtd: renesas: Describe Renesas R-Car Gen3 & RZ/N1 NAND controller Miquel Raynal
2021-12-17 14:20 ` Miquel Raynal
2021-12-17 15:44 ` Geert Uytterhoeven
2021-12-17 15:44 ` Geert Uytterhoeven
2021-12-17 15:51 ` Miquel Raynal [this message]
2021-12-17 15:51 ` Miquel Raynal
2021-12-17 15:52 ` Geert Uytterhoeven
2021-12-17 15:52 ` Geert Uytterhoeven
2021-12-17 21:38 ` Wolfram Sang
2021-12-17 21:38 ` Wolfram Sang
2021-12-21 17:10 ` Miquel Raynal
2021-12-21 17:10 ` Miquel Raynal
2021-12-17 14:20 ` [PATCH v6 2/4] mtd: rawnand: renesas: Add new NAND controller driver Miquel Raynal
2021-12-17 14:20 ` Miquel Raynal
2021-12-17 21:37 ` Wolfram Sang
2021-12-17 21:37 ` Wolfram Sang
2021-12-21 17:10 ` Miquel Raynal
2021-12-21 17:10 ` Miquel Raynal
2021-12-17 14:20 ` [PATCH v6 3/4] MAINTAINERS: Add an entry for Renesas NAND controller Miquel Raynal
2021-12-17 14:20 ` Miquel Raynal
2021-12-17 21:34 ` Wolfram Sang
2021-12-17 21:34 ` Wolfram Sang
2021-12-21 9:16 ` Miquel Raynal
2021-12-21 9:16 ` Miquel Raynal
2021-12-21 17:10 ` Miquel Raynal
2021-12-21 17:10 ` Miquel Raynal
2021-12-17 14:20 ` [PATCH v6 4/4] ARM: dts: r9a06g032: Describe the " Miquel Raynal
2021-12-17 14:20 ` Miquel Raynal
2021-12-17 21:38 ` Wolfram Sang
2021-12-17 21:38 ` Wolfram Sang
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20211217165102.6950cf40@xps13 \
--to=miquel.raynal@bootlin.com \
--cc=Chris.Brandt@renesas.com \
--cc=Tudor.Ambarus@microchip.com \
--cc=devicetree@vger.kernel.org \
--cc=gareth.williams.jx@renesas.com \
--cc=geert+renesas@glider.be \
--cc=geert@linux-m68k.org \
--cc=jimmy.lalande@se.com \
--cc=linux-mtd@lists.infradead.org \
--cc=linux-renesas-soc@vger.kernel.org \
--cc=magnus.damm@gmail.com \
--cc=michael@walle.cc \
--cc=milan.stevanovic@se.com \
--cc=p.yadav@ti.com \
--cc=phil.edworthy@renesas.com \
--cc=ralph.siemsen@linaro.org \
--cc=richard@nod.at \
--cc=robh+dt@kernel.org \
--cc=robh@kernel.org \
--cc=thomas.petazzoni@bootlin.com \
--cc=vigneshr@ti.com \
--cc=wsa@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.