All of lore.kernel.org
 help / color / mirror / Atom feed
From: Anup Patel <apatel@ventanamicro.com>
To: Peter Maydell <peter.maydell@linaro.org>,
	Palmer Dabbelt <palmer@dabbelt.com>,
	Alistair Francis <Alistair.Francis@wdc.com>,
	Sagar Karandikar <sagark@eecs.berkeley.edu>
Cc: Atish Patra <atishp@atishpatra.org>,
	Anup Patel <anup@brainfault.org>, Bin Meng <bmeng.cn@gmail.com>,
	qemu-riscv@nongnu.org, qemu-devel@nongnu.org,
	Anup Patel <apatel@ventanamicro.com>
Subject: [PATCH v2 0/3] Improve RISC-V spike machine bios support
Date: Tue, 18 Jan 2022 16:47:33 +0530	[thread overview]
Message-ID: <20220118111736.454150-1-apatel@ventanamicro.com> (raw)

This series aims at improving RISC-V spike machine BIOS support by allowing
use of binary firmware as bios. Further, this also allows us to totally
remove the ELF bios images shipped with QEMU RISC-V.

These patches can also be found in riscv_spike_imp_v2 branch at:
https://github.com/avpatel/qemu.git

Changes since v1:
 - Use htif_uses_elf_symbols() in htif_mm_init() for PATCH1
 - Added PATCH2 and PATCH3 to remove ELF bios images

Anup Patel (3):
  hw/riscv: spike: Allow using binary firmware as bios
  hw/riscv: Remove macros for ELF BIOS image names
  roms/opensbi: Remove ELF images

 hw/char/riscv_htif.c                          |  33 ++++++++-----
 hw/riscv/spike.c                              |  45 +++++++++++-------
 include/hw/char/riscv_htif.h                  |   5 +-
 include/hw/riscv/boot.h                       |   2 -
 include/hw/riscv/spike.h                      |   1 +
 pc-bios/meson.build                           |   2 -
 .../opensbi-riscv32-generic-fw_dynamic.elf    | Bin 838904 -> 0 bytes
 .../opensbi-riscv64-generic-fw_dynamic.elf    | Bin 934696 -> 0 bytes
 roms/Makefile                                 |   2 -
 9 files changed, 54 insertions(+), 36 deletions(-)
 delete mode 100644 pc-bios/opensbi-riscv32-generic-fw_dynamic.elf
 delete mode 100644 pc-bios/opensbi-riscv64-generic-fw_dynamic.elf

-- 
2.25.1



WARNING: multiple messages have this Message-ID (diff)
From: Anup Patel <apatel@ventanamicro.com>
To: Peter Maydell <peter.maydell@linaro.org>,
	Palmer Dabbelt <palmer@dabbelt.com>,
	Alistair Francis <Alistair.Francis@wdc.com>,
	Sagar Karandikar <sagark@eecs.berkeley.edu>
Cc: Anup Patel <apatel@ventanamicro.com>,
	qemu-riscv@nongnu.org, Anup Patel <anup@brainfault.org>,
	qemu-devel@nongnu.org, Atish Patra <atishp@atishpatra.org>,
	Bin Meng <bmeng.cn@gmail.com>
Subject: [PATCH v2 0/3] Improve RISC-V spike machine bios support
Date: Tue, 18 Jan 2022 16:47:33 +0530	[thread overview]
Message-ID: <20220118111736.454150-1-apatel@ventanamicro.com> (raw)

This series aims at improving RISC-V spike machine BIOS support by allowing
use of binary firmware as bios. Further, this also allows us to totally
remove the ELF bios images shipped with QEMU RISC-V.

These patches can also be found in riscv_spike_imp_v2 branch at:
https://github.com/avpatel/qemu.git

Changes since v1:
 - Use htif_uses_elf_symbols() in htif_mm_init() for PATCH1
 - Added PATCH2 and PATCH3 to remove ELF bios images

Anup Patel (3):
  hw/riscv: spike: Allow using binary firmware as bios
  hw/riscv: Remove macros for ELF BIOS image names
  roms/opensbi: Remove ELF images

 hw/char/riscv_htif.c                          |  33 ++++++++-----
 hw/riscv/spike.c                              |  45 +++++++++++-------
 include/hw/char/riscv_htif.h                  |   5 +-
 include/hw/riscv/boot.h                       |   2 -
 include/hw/riscv/spike.h                      |   1 +
 pc-bios/meson.build                           |   2 -
 .../opensbi-riscv32-generic-fw_dynamic.elf    | Bin 838904 -> 0 bytes
 .../opensbi-riscv64-generic-fw_dynamic.elf    | Bin 934696 -> 0 bytes
 roms/Makefile                                 |   2 -
 9 files changed, 54 insertions(+), 36 deletions(-)
 delete mode 100644 pc-bios/opensbi-riscv32-generic-fw_dynamic.elf
 delete mode 100644 pc-bios/opensbi-riscv64-generic-fw_dynamic.elf

-- 
2.25.1



             reply	other threads:[~2022-01-18 11:18 UTC|newest]

Thread overview: 22+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2022-01-18 11:17 Anup Patel [this message]
2022-01-18 11:17 ` [PATCH v2 0/3] Improve RISC-V spike machine bios support Anup Patel
2022-01-18 11:17 ` [PATCH v2 1/3] hw/riscv: spike: Allow using binary firmware as bios Anup Patel
2022-01-18 11:17   ` Anup Patel
2022-01-18 22:30   ` Alistair Francis
2022-01-18 22:30     ` Alistair Francis
2022-01-19  6:55   ` Bin Meng
2022-01-19  6:55     ` Bin Meng
2022-01-18 11:17 ` [PATCH v2 2/3] hw/riscv: Remove macros for ELF BIOS image names Anup Patel
2022-01-18 11:17   ` Anup Patel
2022-01-18 22:30   ` Alistair Francis
2022-01-18 22:30     ` Alistair Francis
2022-01-19  6:55   ` Bin Meng
2022-01-19  6:55     ` Bin Meng
2022-01-18 11:17 ` [PATCH v2 3/3] roms/opensbi: Remove ELF images Anup Patel
2022-01-18 11:17   ` Anup Patel
2022-01-18 22:33   ` Alistair Francis
2022-01-18 22:33     ` Alistair Francis
2022-01-19  6:56   ` Bin Meng
2022-01-19  6:56     ` Bin Meng
2022-01-20 10:38     ` Anup Patel
2022-01-20 10:38       ` Anup Patel

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20220118111736.454150-1-apatel@ventanamicro.com \
    --to=apatel@ventanamicro.com \
    --cc=Alistair.Francis@wdc.com \
    --cc=anup@brainfault.org \
    --cc=atishp@atishpatra.org \
    --cc=bmeng.cn@gmail.com \
    --cc=palmer@dabbelt.com \
    --cc=peter.maydell@linaro.org \
    --cc=qemu-devel@nongnu.org \
    --cc=qemu-riscv@nongnu.org \
    --cc=sagark@eecs.berkeley.edu \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.