All of lore.kernel.org
 help / color / mirror / Atom feed
From: Marvin Lin <milkfafa@gmail.com>
To: krzysztof.kozlowski@linaro.org, robh+dt@kernel.org, bp@alien8.de,
	tony.luck@intel.com, james.morse@arm.com, mchehab@kernel.org,
	rric@kernel.org, benjaminfair@google.com, yuenn@google.com,
	venture@google.com, avifishman70@gmail.com, tmaimon77@gmail.com,
	tali.perry1@gmail.com
Cc: linux-edac@vger.kernel.org, linux-kernel@vger.kernel.org,
	devicetree@vger.kernel.org, openbmc@lists.ozlabs.org,
	KWLIU@nuvoton.com, YSCHU@nuvoton.com, ctcchien@nuvoton.com,
	kflin@nuvoton.com, Marvin Lin <milkfafa@gmail.com>
Subject: [PATCH v17 1/3] ARM: dts: nuvoton: Add node for NPCM memory controller
Date: Fri, 23 Dec 2022 11:28:57 +0800	[thread overview]
Message-ID: <20221223032859.3055638-2-milkfafa@gmail.com> (raw)
In-Reply-To: <20221223032859.3055638-1-milkfafa@gmail.com>

Add node for memory controller present on Nuvoton NPCM SoCs. The
memory controller supports single bit error correction and double bit
error detection.

Signed-off-by: Marvin Lin <milkfafa@gmail.com>
---
 arch/arm/boot/dts/nuvoton-common-npcm7xx.dtsi | 7 +++++++
 1 file changed, 7 insertions(+)

diff --git a/arch/arm/boot/dts/nuvoton-common-npcm7xx.dtsi b/arch/arm/boot/dts/nuvoton-common-npcm7xx.dtsi
index c7b5ef15b716..d875e8ac1e09 100644
--- a/arch/arm/boot/dts/nuvoton-common-npcm7xx.dtsi
+++ b/arch/arm/boot/dts/nuvoton-common-npcm7xx.dtsi
@@ -179,6 +179,13 @@ fiux: spi@fb001000 {
 			status = "disabled";
 		};
 
+		mc: memory-controller@f0824000 {
+			compatible = "nuvoton,npcm750-memory-controller";
+			reg = <0xf0824000 0x1000>;
+			interrupts = <GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH>;
+			status = "disabled";
+		};
+
 		apb {
 			#address-cells = <1>;
 			#size-cells = <1>;
-- 
2.34.1


WARNING: multiple messages have this Message-ID (diff)
From: Marvin Lin <milkfafa@gmail.com>
To: krzysztof.kozlowski@linaro.org, robh+dt@kernel.org, bp@alien8.de,
	tony.luck@intel.com, james.morse@arm.com, mchehab@kernel.org,
	rric@kernel.org, benjaminfair@google.com, yuenn@google.com,
	venture@google.com, avifishman70@gmail.com, tmaimon77@gmail.com,
	tali.perry1@gmail.com
Cc: KWLIU@nuvoton.com, YSCHU@nuvoton.com,
	Marvin Lin <milkfafa@gmail.com>,
	devicetree@vger.kernel.org, openbmc@lists.ozlabs.org,
	linux-kernel@vger.kernel.org, ctcchien@nuvoton.com,
	kflin@nuvoton.com, linux-edac@vger.kernel.org
Subject: [PATCH v17 1/3] ARM: dts: nuvoton: Add node for NPCM memory controller
Date: Fri, 23 Dec 2022 11:28:57 +0800	[thread overview]
Message-ID: <20221223032859.3055638-2-milkfafa@gmail.com> (raw)
In-Reply-To: <20221223032859.3055638-1-milkfafa@gmail.com>

Add node for memory controller present on Nuvoton NPCM SoCs. The
memory controller supports single bit error correction and double bit
error detection.

Signed-off-by: Marvin Lin <milkfafa@gmail.com>
---
 arch/arm/boot/dts/nuvoton-common-npcm7xx.dtsi | 7 +++++++
 1 file changed, 7 insertions(+)

diff --git a/arch/arm/boot/dts/nuvoton-common-npcm7xx.dtsi b/arch/arm/boot/dts/nuvoton-common-npcm7xx.dtsi
index c7b5ef15b716..d875e8ac1e09 100644
--- a/arch/arm/boot/dts/nuvoton-common-npcm7xx.dtsi
+++ b/arch/arm/boot/dts/nuvoton-common-npcm7xx.dtsi
@@ -179,6 +179,13 @@ fiux: spi@fb001000 {
 			status = "disabled";
 		};
 
+		mc: memory-controller@f0824000 {
+			compatible = "nuvoton,npcm750-memory-controller";
+			reg = <0xf0824000 0x1000>;
+			interrupts = <GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH>;
+			status = "disabled";
+		};
+
 		apb {
 			#address-cells = <1>;
 			#size-cells = <1>;
-- 
2.34.1


  reply	other threads:[~2022-12-23  3:29 UTC|newest]

Thread overview: 18+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2022-12-23  3:28 [PATCH v17 0/3] EDAC/nuvoton: Add NPCM memory controller driver Marvin Lin
2022-12-23  3:28 ` Marvin Lin
2022-12-23  3:28 ` Marvin Lin [this message]
2022-12-23  3:28   ` [PATCH v17 1/3] ARM: dts: nuvoton: Add node for NPCM memory controller Marvin Lin
2022-12-23  3:28 ` [PATCH v17 2/3] dt-bindings: edac: nuvoton: Add document " Marvin Lin
2022-12-23  3:28   ` Marvin Lin
2022-12-27  8:58   ` Krzysztof Kozlowski
2022-12-28  9:35     ` Kun-Fa Lin
2022-12-28  9:35       ` Kun-Fa Lin
2022-12-23  3:28 ` [PATCH v17 3/3] EDAC/npcm: Add NPCM memory controller driver Marvin Lin
2022-12-23  3:28   ` Marvin Lin
2022-12-23 13:05   ` Borislav Petkov
2022-12-23 13:05     ` Borislav Petkov
2022-12-26  3:50     ` Kun-Fa Lin
2022-12-26  3:50       ` Kun-Fa Lin
2022-12-26  4:50       ` Borislav Petkov
2022-12-26  4:50         ` Borislav Petkov
2022-12-26  5:29         ` Kun-Fa Lin

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20221223032859.3055638-2-milkfafa@gmail.com \
    --to=milkfafa@gmail.com \
    --cc=KWLIU@nuvoton.com \
    --cc=YSCHU@nuvoton.com \
    --cc=avifishman70@gmail.com \
    --cc=benjaminfair@google.com \
    --cc=bp@alien8.de \
    --cc=ctcchien@nuvoton.com \
    --cc=devicetree@vger.kernel.org \
    --cc=james.morse@arm.com \
    --cc=kflin@nuvoton.com \
    --cc=krzysztof.kozlowski@linaro.org \
    --cc=linux-edac@vger.kernel.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=mchehab@kernel.org \
    --cc=openbmc@lists.ozlabs.org \
    --cc=robh+dt@kernel.org \
    --cc=rric@kernel.org \
    --cc=tali.perry1@gmail.com \
    --cc=tmaimon77@gmail.com \
    --cc=tony.luck@intel.com \
    --cc=venture@google.com \
    --cc=yuenn@google.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.