All of lore.kernel.org
 help / color / mirror / Atom feed
From: Lucas De Marchi <lucas.demarchi@intel.com>
To: intel-xe@lists.freedesktop.org
Cc: Lucas De Marchi <lucas.demarchi@intel.com>,
	Matt Roper <matthew.d.roper@intel.com>
Subject: [Intel-xe] [PATCH v2 00/15] Add Lunar Lake support
Date: Fri, 18 Aug 2023 15:08:09 -0700	[thread overview]
Message-ID: <20230818220824.700519-1-lucas.demarchi@intel.com> (raw)

Add the basic enabling for Lunar Lake, which uses the Xe2 architecture.
This mostly plugs in the missing xe2 bits and define the platform. The
codebase had already been prepared for this.

Display support will follow later as it's going through i915 and its
integration with xe is still moving up in the drm-xe-next branch.
PAT changes are also coming later as it's currently being refactored in
drm-xe-next for MTL.

v2: Mainly fixes to the MCR table to follow the latest version of the
bspec and some renames, all of them pointed out during the review of
v1.

Balasubramani Vivekanandan (2):
  drm/xe/xe2: Add MOCS table
  drm/xe/lnl: Hook up MOCS table

Matt Roper (13):
  drm/xe/xe2: Update render/compute context image sizes
  drm/xe/xe2: Add GT topology readout
  drm/xe/xe2: Add MCR register steering for primary GT
  drm/xe/xe2: Add MCR register steering for media GT
  drm/xe/xe2: Update context image layouts
  drm/xe/xe2: Handle fused-off CCS engines
  drm/xe/xe2: AuxCCS is no longer used
  drm/xe/xe2: Define Xe2_LPG IP features
  drm/xe/xe2: Define Xe2_LPM IP features
  drm/xe/xe2: Track VA bits independently of max page table level
  drm/xe/xe2: Program GuC's MOCS on Xe2 and beyond
  drm/xe/lnl: Add LNL platform definition
  drm/xe/lnl: Add GuC firmware definition

 drivers/gpu/drm/xe/regs/xe_gt_regs.h   |  5 ++
 drivers/gpu/drm/xe/regs/xe_guc_regs.h  |  2 +-
 drivers/gpu/drm/xe/xe_device_types.h   |  2 +
 drivers/gpu/drm/xe/xe_gt_mcr.c         | 76 ++++++++++++++++++++++-
 drivers/gpu/drm/xe/xe_gt_topology.c    | 16 +++--
 drivers/gpu/drm/xe/xe_gt_types.h       |  3 +-
 drivers/gpu/drm/xe/xe_guc.c            |  2 +-
 drivers/gpu/drm/xe/xe_hw_engine.c      | 29 ++++++++-
 drivers/gpu/drm/xe/xe_lrc.c            | 85 +++++++++++++++++++++++++-
 drivers/gpu/drm/xe/xe_mocs.c           | 37 +++++++++--
 drivers/gpu/drm/xe/xe_pci.c            | 40 ++++++++++++
 drivers/gpu/drm/xe/xe_pci_types.h      |  1 +
 drivers/gpu/drm/xe/xe_platform_types.h |  1 +
 drivers/gpu/drm/xe/xe_query.c          |  3 +-
 drivers/gpu/drm/xe/xe_ring_ops.c       |  6 +-
 drivers/gpu/drm/xe/xe_uc_fw.c          |  1 +
 drivers/gpu/drm/xe/xe_vm.c             |  2 +-
 include/drm/xe_pciids.h                |  5 ++
 18 files changed, 290 insertions(+), 26 deletions(-)

-- 
2.40.1


             reply	other threads:[~2023-08-18 22:08 UTC|newest]

Thread overview: 33+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2023-08-18 22:08 Lucas De Marchi [this message]
2023-08-18 22:08 ` [Intel-xe] [PATCH v2 01/15] drm/xe/xe2: Update render/compute context image sizes Lucas De Marchi
2023-08-18 22:08 ` [Intel-xe] [PATCH v2 02/15] drm/xe/xe2: Add GT topology readout Lucas De Marchi
2023-08-18 22:08 ` [Intel-xe] [PATCH v2 03/15] drm/xe/xe2: Add MCR register steering for primary GT Lucas De Marchi
2023-08-21 14:32   ` Balasubramani Vivekanandan
2023-08-22 16:55     ` Matt Atwood
2023-08-18 22:08 ` [Intel-xe] [PATCH v2 04/15] drm/xe/xe2: Add MCR register steering for media GT Lucas De Marchi
2023-08-18 22:08 ` [Intel-xe] [PATCH v2 05/15] drm/xe/xe2: Update context image layouts Lucas De Marchi
2023-08-18 22:08 ` [Intel-xe] [PATCH v2 06/15] drm/xe/xe2: Handle fused-off CCS engines Lucas De Marchi
2023-08-18 22:08 ` [Intel-xe] [PATCH v2 07/15] drm/xe/xe2: AuxCCS is no longer used Lucas De Marchi
2023-08-18 22:08 ` [Intel-xe] [PATCH v2 08/15] drm/xe/xe2: Define Xe2_LPG IP features Lucas De Marchi
2023-08-21 14:58   ` Balasubramani Vivekanandan
2023-08-21 16:03     ` Lucas De Marchi
2023-08-22  5:38       ` Balasubramani Vivekanandan
2023-08-18 22:08 ` [Intel-xe] [PATCH v2 09/15] drm/xe/xe2: Define Xe2_LPM " Lucas De Marchi
2023-08-21 14:23   ` Matt Roper
2023-08-21 18:46     ` Lucas De Marchi
2023-08-22  5:41   ` Balasubramani Vivekanandan
2023-08-18 22:08 ` [Intel-xe] [PATCH v2 10/15] drm/xe/xe2: Track VA bits independently of max page table level Lucas De Marchi
2023-08-22  5:54   ` Balasubramani Vivekanandan
2023-08-18 22:08 ` [Intel-xe] [PATCH v2 11/15] drm/xe/xe2: Add MOCS table Lucas De Marchi
2023-08-18 22:08 ` [Intel-xe] [PATCH v2 12/15] drm/xe/xe2: Program GuC's MOCS on Xe2 and beyond Lucas De Marchi
2023-08-22  6:27   ` Balasubramani Vivekanandan
2023-08-18 22:08 ` [Intel-xe] [PATCH v2 13/15] drm/xe/lnl: Add LNL platform definition Lucas De Marchi
2023-08-18 22:08 ` [Intel-xe] [PATCH v2 14/15] drm/xe/lnl: Add GuC firmware definition Lucas De Marchi
2023-08-18 22:08 ` [Intel-xe] [PATCH v2 15/15] drm/xe/lnl: Hook up MOCS table Lucas De Marchi
2023-08-18 22:11 ` [Intel-xe] ✓ CI.Patch_applied: success for Add Lunar Lake support (rev2) Patchwork
2023-08-18 22:11 ` [Intel-xe] ✗ CI.checkpatch: warning " Patchwork
2023-08-18 22:12 ` [Intel-xe] ✓ CI.KUnit: success " Patchwork
2023-08-18 22:16 ` [Intel-xe] ✓ CI.Build: " Patchwork
2023-08-18 22:17 ` [Intel-xe] ✓ CI.Hooks: " Patchwork
2023-08-18 22:17 ` [Intel-xe] ✗ CI.checksparse: warning " Patchwork
2023-08-18 22:44 ` [Intel-xe] ✓ CI.BAT: success " Patchwork

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20230818220824.700519-1-lucas.demarchi@intel.com \
    --to=lucas.demarchi@intel.com \
    --cc=intel-xe@lists.freedesktop.org \
    --cc=matthew.d.roper@intel.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.