From: Miquel Raynal <miquel.raynal@bootlin.com>
To: Cheng Ming Lin <linchengming884@gmail.com>
Cc: vigneshr@ti.com, linux-mtd@lists.infradead.org,
linux-kernel@vger.kernel.org, richard@nod.at,
alvinzhou@mxic.com.tw, leoyu@mxic.com.tw,
Cheng Ming Lin <chengminglin@mxic.com.tw>
Subject: Re: [PATCH v2 0/2] Add fixups for two-plane serial NAND flash
Date: Fri, 23 Aug 2024 17:48:43 +0200 [thread overview]
Message-ID: <20240823174843.6eec8053@xps-13> (raw)
In-Reply-To: <CAAyq3SazQFSU9C5Z5YURP9cFdc6gLNJfF2ReQ9Z_-GpzVWhoeQ@mail.gmail.com>
Hi Cheng,
linchengming884@gmail.com wrote on Tue, 13 Aug 2024 14:02:44 +0800:
> Hi Miquel,
>
> Miquel Raynal <miquel.raynal@bootlin.com> 於 2024年8月12日 週一 下午4:56寫道:
> >
> > Hi Cheng,
> >
> > linchengming884@gmail.com wrote on Thu, 18 Jul 2024 15:53:54 +0800:
> >
> > > From: Cheng Ming Lin <chengminglin@mxic.com.tw>
> > >
> > > Macronix serial NAND flash with a two-plane structure
> > > requires insertion of Plane Select bit into the column
> > > address during the write_to_cache operation.
> > >
> > > Additionally, for MX35{U,F}2G14AC, insertion of Plane
> > > Select bit into the column address is required during
> > > the read_from_cache operation.
> >
> > I guess if the plane bit is needed for your chips, it is also needed
> > for other whips with two planes? Could it be possible that we never had
> > support for devices with more than one plane and you just fall into a
> > common issue? Maybe we should always add the plane information when
> > there is more than one plane to address? Can you check whether this is
> > specific to Macronix or not?
> >
>
> I have reviewed the chips listed by each vendor.
>
> Micron offers MT29F2G01AB{A,B}GD, MT29F2G01AAAED with two planes;
> however, only MT29F2G01AAAED requires the plane select bit when performing
> program load or read from cache.
>
> Link: https://semiconductors.es/pdf-down/M/T/2/MT29F2G01AAAED-MicronTechnology.pdf
>
> Winbond provides W25N04KV with two planes, but it does not require the plane
> select bit for program load or cache read operations.
>
> Therefore, we should not always include the plane select bit when dealing with
> multiple planes.
>
> > In this case we wouldn't need a specific fixup.
> >
>
> Based on the above perspective, do we still need to use fixup, or can we use
> flags to determine whether the plane select bit is necessary?
I still prefer flags rather than invasive fixup hooks.
>
> > >
> > > These flashes have been validated on Xilinx zynq-picozed
> > > board which included Macronix SPI Host.
> > >
> > > Cheng Ming Lin (2):
> > > mtd: spinand: Add fixups for spinand
> > > mtd: spinand: macronix: Fixups for Plane Select bit
> > >
> > > drivers/mtd/nand/spi/core.c | 7 ++++
> > > drivers/mtd/nand/spi/macronix.c | 66 ++++++++++++++++++++++++++++++---
> > > include/linux/mtd/spinand.h | 17 +++++++++
> > > 3 files changed, 84 insertions(+), 6 deletions(-)
> > >
> >
> >
> > Thanks,
> > Miquèl
>
> Thanks,
> ChengMing Lin
Thanks,
Miquèl
______________________________________________________
Linux MTD discussion mailing list
http://lists.infradead.org/mailman/listinfo/linux-mtd/
WARNING: multiple messages have this Message-ID (diff)
From: Miquel Raynal <miquel.raynal@bootlin.com>
To: Cheng Ming Lin <linchengming884@gmail.com>
Cc: vigneshr@ti.com, linux-mtd@lists.infradead.org,
linux-kernel@vger.kernel.org, richard@nod.at,
alvinzhou@mxic.com.tw, leoyu@mxic.com.tw,
Cheng Ming Lin <chengminglin@mxic.com.tw>
Subject: Re: [PATCH v2 0/2] Add fixups for two-plane serial NAND flash
Date: Fri, 23 Aug 2024 17:48:43 +0200 [thread overview]
Message-ID: <20240823174843.6eec8053@xps-13> (raw)
In-Reply-To: <CAAyq3SazQFSU9C5Z5YURP9cFdc6gLNJfF2ReQ9Z_-GpzVWhoeQ@mail.gmail.com>
Hi Cheng,
linchengming884@gmail.com wrote on Tue, 13 Aug 2024 14:02:44 +0800:
> Hi Miquel,
>
> Miquel Raynal <miquel.raynal@bootlin.com> 於 2024年8月12日 週一 下午4:56寫道:
> >
> > Hi Cheng,
> >
> > linchengming884@gmail.com wrote on Thu, 18 Jul 2024 15:53:54 +0800:
> >
> > > From: Cheng Ming Lin <chengminglin@mxic.com.tw>
> > >
> > > Macronix serial NAND flash with a two-plane structure
> > > requires insertion of Plane Select bit into the column
> > > address during the write_to_cache operation.
> > >
> > > Additionally, for MX35{U,F}2G14AC, insertion of Plane
> > > Select bit into the column address is required during
> > > the read_from_cache operation.
> >
> > I guess if the plane bit is needed for your chips, it is also needed
> > for other whips with two planes? Could it be possible that we never had
> > support for devices with more than one plane and you just fall into a
> > common issue? Maybe we should always add the plane information when
> > there is more than one plane to address? Can you check whether this is
> > specific to Macronix or not?
> >
>
> I have reviewed the chips listed by each vendor.
>
> Micron offers MT29F2G01AB{A,B}GD, MT29F2G01AAAED with two planes;
> however, only MT29F2G01AAAED requires the plane select bit when performing
> program load or read from cache.
>
> Link: https://semiconductors.es/pdf-down/M/T/2/MT29F2G01AAAED-MicronTechnology.pdf
>
> Winbond provides W25N04KV with two planes, but it does not require the plane
> select bit for program load or cache read operations.
>
> Therefore, we should not always include the plane select bit when dealing with
> multiple planes.
>
> > In this case we wouldn't need a specific fixup.
> >
>
> Based on the above perspective, do we still need to use fixup, or can we use
> flags to determine whether the plane select bit is necessary?
I still prefer flags rather than invasive fixup hooks.
>
> > >
> > > These flashes have been validated on Xilinx zynq-picozed
> > > board which included Macronix SPI Host.
> > >
> > > Cheng Ming Lin (2):
> > > mtd: spinand: Add fixups for spinand
> > > mtd: spinand: macronix: Fixups for Plane Select bit
> > >
> > > drivers/mtd/nand/spi/core.c | 7 ++++
> > > drivers/mtd/nand/spi/macronix.c | 66 ++++++++++++++++++++++++++++++---
> > > include/linux/mtd/spinand.h | 17 +++++++++
> > > 3 files changed, 84 insertions(+), 6 deletions(-)
> > >
> >
> >
> > Thanks,
> > Miquèl
>
> Thanks,
> ChengMing Lin
Thanks,
Miquèl
next prev parent reply other threads:[~2024-08-23 15:49 UTC|newest]
Thread overview: 12+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-07-18 7:53 [PATCH v2 0/2] Add fixups for two-plane serial NAND flash Cheng Ming Lin
2024-07-18 7:53 ` Cheng Ming Lin
2024-07-18 7:53 ` [PATCH v2 1/2] mtd: spinand: Add fixups for spinand Cheng Ming Lin
2024-07-18 7:53 ` Cheng Ming Lin
2024-07-18 7:53 ` [PATCH v2 2/2] mtd: spinand: macronix: Fixups for Plane Select bit Cheng Ming Lin
2024-07-18 7:53 ` Cheng Ming Lin
2024-08-12 8:56 ` [PATCH v2 0/2] Add fixups for two-plane serial NAND flash Miquel Raynal
2024-08-12 8:56 ` Miquel Raynal
2024-08-13 6:02 ` Cheng Ming Lin
2024-08-13 6:02 ` Cheng Ming Lin
2024-08-23 15:48 ` Miquel Raynal [this message]
2024-08-23 15:48 ` Miquel Raynal
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20240823174843.6eec8053@xps-13 \
--to=miquel.raynal@bootlin.com \
--cc=alvinzhou@mxic.com.tw \
--cc=chengminglin@mxic.com.tw \
--cc=leoyu@mxic.com.tw \
--cc=linchengming884@gmail.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mtd@lists.infradead.org \
--cc=richard@nod.at \
--cc=vigneshr@ti.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.