From: Jonathan Cameron via <qemu-arm@nongnu.org>
To: Alireza Sanaee <alireza.sanaee@huawei.com>, <linuxarm@huawei.com>
Cc: <qemu-devel@nongnu.org>, <qemu-arm@nongnu.org>,
<zhao1.liu@intel.com>, <zhenyu.z.wang@intel.com>,
<dapeng1.mi@linux.intel.com>, <yongwei.ma@intel.com>,
<armbru@redhat.com>, <farman@linux.ibm.com>,
<peter.maydell@linaro.org>, <mst@redhat.com>,
<anisinha@redhat.com>, <shannon.zhaosl@gmail.com>,
<imammedo@redhat.com>, <mtosatti@redhat.com>,
<berrange@redhat.com>, <richard.henderson@linaro.org>,
<shameerali.kolothum.thodi@huawei.com>,
<Jonathan.Cameron@Huawei.com>, <jiangkunkun@huawei.com>,
<yangyicong@hisilicon.com>, <sarsanaee@gmail.com>
Subject: Re: [PATCH v4 1/7] i386/cpu: add IsDefined flag to smp-cache property
Date: Mon, 23 Dec 2024 17:48:18 +0000 [thread overview]
Message-ID: <20241223174818.000025c7@huawei.com> (raw)
In-Reply-To: <20241216175414.1953-2-alireza.sanaee@huawei.com>
On Mon, 16 Dec 2024 17:54:08 +0000
Alireza Sanaee <alireza.sanaee@huawei.com> wrote:
> This commit adds IsDefined flag to the object and this helps in avoiding
> extra checks for every single layer of caches in both x86 and ARM.
>
> There is already a discussion on mailing list to have this flag. A
> patch that enables this flag will follow later.
>
> Signed-off-by: Alireza Sanaee <alireza.sanaee@huawei.com>
Makes sense. Zhao Liu, is this something you plan to use in the x86
code?
Either way
Reviewed-by: Jonathan Cameron <Jonathan.Cameron@huawei.com>
> ---
> hw/core/machine-smp.c | 2 ++
> include/hw/boards.h | 1 +
> 2 files changed, 3 insertions(+)
>
> diff --git a/hw/core/machine-smp.c b/hw/core/machine-smp.c
> index 9a28194676..5a02bbf584 100644
> --- a/hw/core/machine-smp.c
> +++ b/hw/core/machine-smp.c
> @@ -371,6 +371,8 @@ bool machine_parse_smp_cache(MachineState *ms,
> return false;
> }
>
> + ms->smp_cache.IsDefined = true;
> +
> return true;
> }
>
> diff --git a/include/hw/boards.h b/include/hw/boards.h
> index db2aa2b706..2883a57084 100644
> --- a/include/hw/boards.h
> +++ b/include/hw/boards.h
> @@ -373,6 +373,7 @@ typedef struct CpuTopology {
>
> typedef struct SmpCache {
> SmpCacheProperties props[CACHE_LEVEL_AND_TYPE__MAX];
> + bool IsDefined;
> } SmpCache;
>
> /**
WARNING: multiple messages have this Message-ID (diff)
From: Jonathan Cameron via <qemu-devel@nongnu.org>
To: Alireza Sanaee <alireza.sanaee@huawei.com>, <linuxarm@huawei.com>
Cc: <qemu-devel@nongnu.org>, <qemu-arm@nongnu.org>,
<zhao1.liu@intel.com>, <zhenyu.z.wang@intel.com>,
<dapeng1.mi@linux.intel.com>, <yongwei.ma@intel.com>,
<armbru@redhat.com>, <farman@linux.ibm.com>,
<peter.maydell@linaro.org>, <mst@redhat.com>,
<anisinha@redhat.com>, <shannon.zhaosl@gmail.com>,
<imammedo@redhat.com>, <mtosatti@redhat.com>,
<berrange@redhat.com>, <richard.henderson@linaro.org>,
<shameerali.kolothum.thodi@huawei.com>,
<Jonathan.Cameron@Huawei.com>, <jiangkunkun@huawei.com>,
<yangyicong@hisilicon.com>, <sarsanaee@gmail.com>
Subject: Re: [PATCH v4 1/7] i386/cpu: add IsDefined flag to smp-cache property
Date: Mon, 23 Dec 2024 17:48:18 +0000 [thread overview]
Message-ID: <20241223174818.000025c7@huawei.com> (raw)
In-Reply-To: <20241216175414.1953-2-alireza.sanaee@huawei.com>
On Mon, 16 Dec 2024 17:54:08 +0000
Alireza Sanaee <alireza.sanaee@huawei.com> wrote:
> This commit adds IsDefined flag to the object and this helps in avoiding
> extra checks for every single layer of caches in both x86 and ARM.
>
> There is already a discussion on mailing list to have this flag. A
> patch that enables this flag will follow later.
>
> Signed-off-by: Alireza Sanaee <alireza.sanaee@huawei.com>
Makes sense. Zhao Liu, is this something you plan to use in the x86
code?
Either way
Reviewed-by: Jonathan Cameron <Jonathan.Cameron@huawei.com>
> ---
> hw/core/machine-smp.c | 2 ++
> include/hw/boards.h | 1 +
> 2 files changed, 3 insertions(+)
>
> diff --git a/hw/core/machine-smp.c b/hw/core/machine-smp.c
> index 9a28194676..5a02bbf584 100644
> --- a/hw/core/machine-smp.c
> +++ b/hw/core/machine-smp.c
> @@ -371,6 +371,8 @@ bool machine_parse_smp_cache(MachineState *ms,
> return false;
> }
>
> + ms->smp_cache.IsDefined = true;
> +
> return true;
> }
>
> diff --git a/include/hw/boards.h b/include/hw/boards.h
> index db2aa2b706..2883a57084 100644
> --- a/include/hw/boards.h
> +++ b/include/hw/boards.h
> @@ -373,6 +373,7 @@ typedef struct CpuTopology {
>
> typedef struct SmpCache {
> SmpCacheProperties props[CACHE_LEVEL_AND_TYPE__MAX];
> + bool IsDefined;
> } SmpCache;
>
> /**
next prev parent reply other threads:[~2024-12-23 17:48 UTC|newest]
Thread overview: 32+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-12-16 17:54 [RFC PATCH v4 0/7] Specifying cache topology on ARM Alireza Sanaee via
2024-12-16 17:54 ` Alireza Sanaee via
2024-12-16 17:54 ` [PATCH v4 1/7] i386/cpu: add IsDefined flag to smp-cache property Alireza Sanaee via
2024-12-16 17:54 ` Alireza Sanaee via
2024-12-23 17:48 ` Jonathan Cameron via [this message]
2024-12-23 17:48 ` Jonathan Cameron via
2024-12-24 8:41 ` Alireza Sanaee via
2024-12-24 8:41 ` Alireza Sanaee via
2024-12-24 10:24 ` Zhao Liu
2024-12-16 17:54 ` [PATCH v4 2/7] target/arm/tcg: increase cache level for cpu=max Alireza Sanaee via
2024-12-16 17:54 ` Alireza Sanaee via
2024-12-23 17:47 ` Jonathan Cameron via
2024-12-23 17:47 ` Jonathan Cameron via
2024-12-16 17:54 ` [PATCH v4 3/7] arm/virt.c: add cache hierarchy to device tree Alireza Sanaee via
2024-12-16 17:54 ` Alireza Sanaee via
2024-12-23 18:09 ` Jonathan Cameron via
2024-12-23 18:09 ` Jonathan Cameron via
2024-12-16 17:54 ` [PATCH v4 4/7] bios-tables-test: prepare to change ARM ACPI virt PPTT Alireza Sanaee via
2024-12-16 17:54 ` [PATCH v4 5/7] hw/acpi/aml-build.c: add cache hierarchy to pptt table Alireza Sanaee via
2024-12-16 17:54 ` Alireza Sanaee via
2024-12-16 17:54 ` [PATCH v4 6/7] tests/qtest/bios-table-test: testing new ARM ACPI PPTT topology Alireza Sanaee via
2024-12-16 17:54 ` Alireza Sanaee via
2024-12-23 18:11 ` Jonathan Cameron via
2024-12-23 18:11 ` Jonathan Cameron via
2024-12-24 8:44 ` Alireza Sanaee via
2024-12-24 8:44 ` Alireza Sanaee via
2024-12-16 17:54 ` [PATCH v4 7/7] Update the ACPI tables according to the acpi aml_build change, also empty bios-tables-test-allowed-diff.h Alireza Sanaee via
2024-12-16 17:54 ` Alireza Sanaee via
2024-12-23 18:13 ` Jonathan Cameron via
2024-12-23 18:13 ` Jonathan Cameron via
2024-12-24 8:53 ` Alireza Sanaee via
2024-12-24 8:53 ` Alireza Sanaee via
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20241223174818.000025c7@huawei.com \
--to=qemu-arm@nongnu.org \
--cc=Jonathan.Cameron@Huawei.com \
--cc=alireza.sanaee@huawei.com \
--cc=anisinha@redhat.com \
--cc=armbru@redhat.com \
--cc=berrange@redhat.com \
--cc=dapeng1.mi@linux.intel.com \
--cc=farman@linux.ibm.com \
--cc=imammedo@redhat.com \
--cc=jiangkunkun@huawei.com \
--cc=linuxarm@huawei.com \
--cc=mst@redhat.com \
--cc=mtosatti@redhat.com \
--cc=peter.maydell@linaro.org \
--cc=qemu-devel@nongnu.org \
--cc=richard.henderson@linaro.org \
--cc=sarsanaee@gmail.com \
--cc=shameerali.kolothum.thodi@huawei.com \
--cc=shannon.zhaosl@gmail.com \
--cc=yangyicong@hisilicon.com \
--cc=yongwei.ma@intel.com \
--cc=zhao1.liu@intel.com \
--cc=zhenyu.z.wang@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.