From: Alireza Sanaee via <qemu-arm@nongnu.org>
To: Jonathan Cameron <Jonathan.Cameron@huawei.com>
Cc: <linuxarm@huawei.com>, <qemu-devel@nongnu.org>,
<qemu-arm@nongnu.org>, <zhao1.liu@intel.com>,
<zhenyu.z.wang@intel.com>, <dapeng1.mi@linux.intel.com>,
<yongwei.ma@intel.com>, <armbru@redhat.com>,
<farman@linux.ibm.com>, <peter.maydell@linaro.org>,
<mst@redhat.com>, <anisinha@redhat.com>,
<shannon.zhaosl@gmail.com>, <imammedo@redhat.com>,
<mtosatti@redhat.com>, <berrange@redhat.com>,
<richard.henderson@linaro.org>,
<shameerali.kolothum.thodi@huawei.com>, <jiangkunkun@huawei.com>,
<yangyicong@hisilicon.com>, <sarsanaee@gmail.com>
Subject: Re: [PATCH v4 6/7] tests/qtest/bios-table-test: testing new ARM ACPI PPTT topology
Date: Tue, 24 Dec 2024 08:44:39 +0000 [thread overview]
Message-ID: <20241224084439.00004112@huawei.com> (raw)
In-Reply-To: <20241223181145.00003b06@huawei.com>
On Mon, 23 Dec 2024 18:11:45 +0000
Jonathan Cameron <Jonathan.Cameron@huawei.com> wrote:
> On Mon, 16 Dec 2024 17:54:13 +0000
> Alireza Sanaee <alireza.sanaee@huawei.com> wrote:
>
> > Test new PPTT topolopy with cache representation.
> >
> > Signed-off-by: Alireza Sanaee <alireza.sanaee@huawei.com>
> > ---
> > tests/qtest/bios-tables-test.c | 6 +++++-
> > 1 file changed, 5 insertions(+), 1 deletion(-)
> >
> > diff --git a/tests/qtest/bios-tables-test.c
> > b/tests/qtest/bios-tables-test.c index 36e5c0adde..0f72520664 100644
> > --- a/tests/qtest/bios-tables-test.c
> > +++ b/tests/qtest/bios-tables-test.c
> > @@ -2019,7 +2019,11 @@ static void
> > test_acpi_aarch64_virt_tcg_topology(void) .scan_len = 128ULL * 1024
> > * 1024, };
> >
> > - test_acpi_one("-cpu cortex-a57 "
> > + test_acpi_one("-M
> > virt,smp-cache.0.cache=l1i,smp-cache.0.topology=cluster,"
> > +
> > "smp-cache.1.cache=l1d,smp-cache.1.topology=cluster,"
> > +
> > "smp-cache.2.cache=l2,smp-cache.2.topology=cluster,"
> > +
> > "smp-cache.3.cache=l3,smp-cache.3.topology=cluster "
> > + "-cpu cortex-a57 "
> Trivial but is there a reason the cpu must come after machine / -M
> bits? If not I'd leave it on first line to reduce the churn in this
> patch a little.
Noted. Less churn.
>
> Either way,
>
> Reviewed-by: Jonathan Cameron <Jonathan.Cameron@huawei.com>
>
>
> > "-smp sockets=1,clusters=2,cores=2,threads=2",
> > &data); free_test_data(&data);
> > }
>
WARNING: multiple messages have this Message-ID (diff)
From: Alireza Sanaee via <qemu-devel@nongnu.org>
To: Jonathan Cameron <Jonathan.Cameron@huawei.com>
Cc: <linuxarm@huawei.com>, <qemu-devel@nongnu.org>,
<qemu-arm@nongnu.org>, <zhao1.liu@intel.com>,
<zhenyu.z.wang@intel.com>, <dapeng1.mi@linux.intel.com>,
<yongwei.ma@intel.com>, <armbru@redhat.com>,
<farman@linux.ibm.com>, <peter.maydell@linaro.org>,
<mst@redhat.com>, <anisinha@redhat.com>,
<shannon.zhaosl@gmail.com>, <imammedo@redhat.com>,
<mtosatti@redhat.com>, <berrange@redhat.com>,
<richard.henderson@linaro.org>,
<shameerali.kolothum.thodi@huawei.com>, <jiangkunkun@huawei.com>,
<yangyicong@hisilicon.com>, <sarsanaee@gmail.com>
Subject: Re: [PATCH v4 6/7] tests/qtest/bios-table-test: testing new ARM ACPI PPTT topology
Date: Tue, 24 Dec 2024 08:44:39 +0000 [thread overview]
Message-ID: <20241224084439.00004112@huawei.com> (raw)
In-Reply-To: <20241223181145.00003b06@huawei.com>
On Mon, 23 Dec 2024 18:11:45 +0000
Jonathan Cameron <Jonathan.Cameron@huawei.com> wrote:
> On Mon, 16 Dec 2024 17:54:13 +0000
> Alireza Sanaee <alireza.sanaee@huawei.com> wrote:
>
> > Test new PPTT topolopy with cache representation.
> >
> > Signed-off-by: Alireza Sanaee <alireza.sanaee@huawei.com>
> > ---
> > tests/qtest/bios-tables-test.c | 6 +++++-
> > 1 file changed, 5 insertions(+), 1 deletion(-)
> >
> > diff --git a/tests/qtest/bios-tables-test.c
> > b/tests/qtest/bios-tables-test.c index 36e5c0adde..0f72520664 100644
> > --- a/tests/qtest/bios-tables-test.c
> > +++ b/tests/qtest/bios-tables-test.c
> > @@ -2019,7 +2019,11 @@ static void
> > test_acpi_aarch64_virt_tcg_topology(void) .scan_len = 128ULL * 1024
> > * 1024, };
> >
> > - test_acpi_one("-cpu cortex-a57 "
> > + test_acpi_one("-M
> > virt,smp-cache.0.cache=l1i,smp-cache.0.topology=cluster,"
> > +
> > "smp-cache.1.cache=l1d,smp-cache.1.topology=cluster,"
> > +
> > "smp-cache.2.cache=l2,smp-cache.2.topology=cluster,"
> > +
> > "smp-cache.3.cache=l3,smp-cache.3.topology=cluster "
> > + "-cpu cortex-a57 "
> Trivial but is there a reason the cpu must come after machine / -M
> bits? If not I'd leave it on first line to reduce the churn in this
> patch a little.
Noted. Less churn.
>
> Either way,
>
> Reviewed-by: Jonathan Cameron <Jonathan.Cameron@huawei.com>
>
>
> > "-smp sockets=1,clusters=2,cores=2,threads=2",
> > &data); free_test_data(&data);
> > }
>
next prev parent reply other threads:[~2024-12-24 8:45 UTC|newest]
Thread overview: 32+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-12-16 17:54 [RFC PATCH v4 0/7] Specifying cache topology on ARM Alireza Sanaee via
2024-12-16 17:54 ` Alireza Sanaee via
2024-12-16 17:54 ` [PATCH v4 1/7] i386/cpu: add IsDefined flag to smp-cache property Alireza Sanaee via
2024-12-16 17:54 ` Alireza Sanaee via
2024-12-23 17:48 ` Jonathan Cameron via
2024-12-23 17:48 ` Jonathan Cameron via
2024-12-24 8:41 ` Alireza Sanaee via
2024-12-24 8:41 ` Alireza Sanaee via
2024-12-24 10:24 ` Zhao Liu
2024-12-16 17:54 ` [PATCH v4 2/7] target/arm/tcg: increase cache level for cpu=max Alireza Sanaee via
2024-12-16 17:54 ` Alireza Sanaee via
2024-12-23 17:47 ` Jonathan Cameron via
2024-12-23 17:47 ` Jonathan Cameron via
2024-12-16 17:54 ` [PATCH v4 3/7] arm/virt.c: add cache hierarchy to device tree Alireza Sanaee via
2024-12-16 17:54 ` Alireza Sanaee via
2024-12-23 18:09 ` Jonathan Cameron via
2024-12-23 18:09 ` Jonathan Cameron via
2024-12-16 17:54 ` [PATCH v4 4/7] bios-tables-test: prepare to change ARM ACPI virt PPTT Alireza Sanaee via
2024-12-16 17:54 ` [PATCH v4 5/7] hw/acpi/aml-build.c: add cache hierarchy to pptt table Alireza Sanaee via
2024-12-16 17:54 ` Alireza Sanaee via
2024-12-16 17:54 ` [PATCH v4 6/7] tests/qtest/bios-table-test: testing new ARM ACPI PPTT topology Alireza Sanaee via
2024-12-16 17:54 ` Alireza Sanaee via
2024-12-23 18:11 ` Jonathan Cameron via
2024-12-23 18:11 ` Jonathan Cameron via
2024-12-24 8:44 ` Alireza Sanaee via [this message]
2024-12-24 8:44 ` Alireza Sanaee via
2024-12-16 17:54 ` [PATCH v4 7/7] Update the ACPI tables according to the acpi aml_build change, also empty bios-tables-test-allowed-diff.h Alireza Sanaee via
2024-12-16 17:54 ` Alireza Sanaee via
2024-12-23 18:13 ` Jonathan Cameron via
2024-12-23 18:13 ` Jonathan Cameron via
2024-12-24 8:53 ` Alireza Sanaee via
2024-12-24 8:53 ` Alireza Sanaee via
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20241224084439.00004112@huawei.com \
--to=qemu-arm@nongnu.org \
--cc=Jonathan.Cameron@huawei.com \
--cc=alireza.sanaee@huawei.com \
--cc=anisinha@redhat.com \
--cc=armbru@redhat.com \
--cc=berrange@redhat.com \
--cc=dapeng1.mi@linux.intel.com \
--cc=farman@linux.ibm.com \
--cc=imammedo@redhat.com \
--cc=jiangkunkun@huawei.com \
--cc=linuxarm@huawei.com \
--cc=mst@redhat.com \
--cc=mtosatti@redhat.com \
--cc=peter.maydell@linaro.org \
--cc=qemu-devel@nongnu.org \
--cc=richard.henderson@linaro.org \
--cc=sarsanaee@gmail.com \
--cc=shameerali.kolothum.thodi@huawei.com \
--cc=shannon.zhaosl@gmail.com \
--cc=yangyicong@hisilicon.com \
--cc=yongwei.ma@intel.com \
--cc=zhao1.liu@intel.com \
--cc=zhenyu.z.wang@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.