From: Rob Herring <robh@kernel.org>
To: Xianwei Zhao <xianwei.zhao@amlogic.com>
Cc: Linus Walleij <linus.walleij@linaro.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
Neil Armstrong <neil.armstrong@linaro.org>,
Kevin Hilman <khilman@baylibre.com>,
Jerome Brunet <jbrunet@baylibre.com>,
Martin Blumenstingl <martin.blumenstingl@googlemail.com>,
linux-amlogic@lists.infradead.org, linux-gpio@vger.kernel.org,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH 6/8] dts: arm64: amlogic: add S7 pinctrl node
Date: Wed, 14 May 2025 08:10:22 -0500 [thread overview]
Message-ID: <20250514131022.GA1833633-robh@kernel.org> (raw)
In-Reply-To: <20250514-s6-s7-pinctrl-v1-6-39d368cad250@amlogic.com>
On Wed, May 14, 2025 at 03:01:33PM +0800, Xianwei Zhao wrote:
> Add pinctrl device to support Amlogic S7.
>
> Signed-off-by: Xianwei Zhao <xianwei.zhao@amlogic.com>
> ---
> arch/arm64/boot/dts/amlogic/amlogic-s7.dtsi | 81 +++++++++++++++++++++++++++++
> 1 file changed, 81 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/amlogic/amlogic-s7.dtsi b/arch/arm64/boot/dts/amlogic/amlogic-s7.dtsi
> index f0c172681bd1..924f10aff269 100644
> --- a/arch/arm64/boot/dts/amlogic/amlogic-s7.dtsi
> +++ b/arch/arm64/boot/dts/amlogic/amlogic-s7.dtsi
> @@ -6,6 +6,7 @@
> #include <dt-bindings/interrupt-controller/irq.h>
> #include <dt-bindings/interrupt-controller/arm-gic.h>
> #include <dt-bindings/gpio/gpio.h>
> +#include <dt-bindings/pinctrl/amlogic,pinctrl.h>
>
> / {
> cpus {
> @@ -94,6 +95,86 @@ uart_b: serial@7a000 {
> clock-names = "xtal", "pclk", "baud";
> status = "disabled";
> };
> +
> + periphs_pinctrl: pinctrl {
If you have non-boolean ranges, then this should have a unit address
(@4000).
> + compatible = "amlogic,pinctrl-s7";
> + #address-cells = <2>;
> + #size-cells = <2>;
Doesn't look like you need 64-bits of address and size. 1 cell is
enough.
> + ranges = <0x0 0x0 0x0 0x4000 0x0 0x340>;
_______________________________________________
linux-amlogic mailing list
linux-amlogic@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-amlogic
WARNING: multiple messages have this Message-ID (diff)
From: Rob Herring <robh@kernel.org>
To: Xianwei Zhao <xianwei.zhao@amlogic.com>
Cc: Linus Walleij <linus.walleij@linaro.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
Neil Armstrong <neil.armstrong@linaro.org>,
Kevin Hilman <khilman@baylibre.com>,
Jerome Brunet <jbrunet@baylibre.com>,
Martin Blumenstingl <martin.blumenstingl@googlemail.com>,
linux-amlogic@lists.infradead.org, linux-gpio@vger.kernel.org,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH 6/8] dts: arm64: amlogic: add S7 pinctrl node
Date: Wed, 14 May 2025 08:10:22 -0500 [thread overview]
Message-ID: <20250514131022.GA1833633-robh@kernel.org> (raw)
In-Reply-To: <20250514-s6-s7-pinctrl-v1-6-39d368cad250@amlogic.com>
On Wed, May 14, 2025 at 03:01:33PM +0800, Xianwei Zhao wrote:
> Add pinctrl device to support Amlogic S7.
>
> Signed-off-by: Xianwei Zhao <xianwei.zhao@amlogic.com>
> ---
> arch/arm64/boot/dts/amlogic/amlogic-s7.dtsi | 81 +++++++++++++++++++++++++++++
> 1 file changed, 81 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/amlogic/amlogic-s7.dtsi b/arch/arm64/boot/dts/amlogic/amlogic-s7.dtsi
> index f0c172681bd1..924f10aff269 100644
> --- a/arch/arm64/boot/dts/amlogic/amlogic-s7.dtsi
> +++ b/arch/arm64/boot/dts/amlogic/amlogic-s7.dtsi
> @@ -6,6 +6,7 @@
> #include <dt-bindings/interrupt-controller/irq.h>
> #include <dt-bindings/interrupt-controller/arm-gic.h>
> #include <dt-bindings/gpio/gpio.h>
> +#include <dt-bindings/pinctrl/amlogic,pinctrl.h>
>
> / {
> cpus {
> @@ -94,6 +95,86 @@ uart_b: serial@7a000 {
> clock-names = "xtal", "pclk", "baud";
> status = "disabled";
> };
> +
> + periphs_pinctrl: pinctrl {
If you have non-boolean ranges, then this should have a unit address
(@4000).
> + compatible = "amlogic,pinctrl-s7";
> + #address-cells = <2>;
> + #size-cells = <2>;
Doesn't look like you need 64-bits of address and size. 1 cell is
enough.
> + ranges = <0x0 0x0 0x0 0x4000 0x0 0x340>;
next prev parent reply other threads:[~2025-05-14 13:54 UTC|newest]
Thread overview: 36+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-05-14 7:01 [PATCH 0/8] Add support for Amlogic S7/S7D/S6 pinctrl Xianwei Zhao
2025-05-14 7:01 ` Xianwei Zhao via B4 Relay
2025-05-14 7:01 ` Xianwei Zhao via B4 Relay
2025-05-14 7:01 ` [PATCH 1/8] dt-bindings: pinctl: amlogic,pinctrl-a4: Add compatible string for S7 Xianwei Zhao
2025-05-14 7:01 ` Xianwei Zhao via B4 Relay
2025-05-14 7:01 ` Xianwei Zhao via B4 Relay
2025-05-14 7:01 ` [PATCH 2/8] dt-bindings: pinctl: amlogic,pinctrl-a4: Add compatible string for S7D Xianwei Zhao
2025-05-14 7:01 ` Xianwei Zhao via B4 Relay
2025-05-14 7:01 ` Xianwei Zhao via B4 Relay
2025-05-14 7:01 ` [PATCH 3/8] dt-bindings: pinctl: amlogic,pinctrl-a4: Add compatible string for S6 Xianwei Zhao
2025-05-14 7:01 ` Xianwei Zhao via B4 Relay
2025-05-14 7:01 ` Xianwei Zhao via B4 Relay
2025-05-14 7:01 ` [PATCH 4/8] pinctrl: meson: a4: remove special data processing Xianwei Zhao
2025-05-14 7:01 ` Xianwei Zhao via B4 Relay
2025-05-14 7:01 ` Xianwei Zhao via B4 Relay
2025-05-14 7:01 ` [PATCH 5/8] pinctrl: meson: support amlogic S6/S7/S7D SoC Xianwei Zhao
2025-05-14 7:01 ` Xianwei Zhao via B4 Relay
2025-05-14 7:01 ` Xianwei Zhao via B4 Relay
2025-05-14 20:18 ` kernel test robot
2025-05-14 20:18 ` kernel test robot
2025-05-14 7:01 ` [PATCH 6/8] dts: arm64: amlogic: add S7 pinctrl node Xianwei Zhao
2025-05-14 7:01 ` Xianwei Zhao via B4 Relay
2025-05-14 7:01 ` Xianwei Zhao via B4 Relay
2025-05-14 13:10 ` Rob Herring [this message]
2025-05-14 13:10 ` Rob Herring
2025-05-15 3:04 ` Xianwei Zhao
2025-05-15 3:04 ` Xianwei Zhao
2025-05-14 7:01 ` [PATCH 7/8] dts: arm64: amlogic: add S7D " Xianwei Zhao
2025-05-14 7:01 ` Xianwei Zhao via B4 Relay
2025-05-14 7:01 ` Xianwei Zhao via B4 Relay
2025-05-14 7:01 ` [PATCH 8/8] dts: arm64: amlogic: add S6 " Xianwei Zhao
2025-05-14 7:01 ` Xianwei Zhao via B4 Relay
2025-05-14 7:01 ` Xianwei Zhao via B4 Relay
2025-05-14 13:11 ` [PATCH 0/8] Add support for Amlogic S7/S7D/S6 pinctrl Rob Herring (Arm)
2025-05-14 13:11 ` Rob Herring (Arm)
-- strict thread matches above, loose matches on Subject: below --
2025-05-14 22:01 [PATCH 6/8] dts: arm64: amlogic: add S7 pinctrl node kernel test robot
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20250514131022.GA1833633-robh@kernel.org \
--to=robh@kernel.org \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=jbrunet@baylibre.com \
--cc=khilman@baylibre.com \
--cc=krzk+dt@kernel.org \
--cc=linus.walleij@linaro.org \
--cc=linux-amlogic@lists.infradead.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-gpio@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=martin.blumenstingl@googlemail.com \
--cc=neil.armstrong@linaro.org \
--cc=xianwei.zhao@amlogic.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.