From: kernel test robot <oliver.sang@intel.com>
To: Tim Chen <tim.c.chen@linux.intel.com>
Cc: <oe-lkp@lists.linux.dev>, <lkp@intel.com>,
Chen Yu <yu.c.chen@intel.com>,
Tim Chen <tim.c.chen@linux.intel.com>, <linux-mm@kvack.org>,
<linux-kernel@vger.kernel.org>, <aubrey.li@linux.intel.com>,
Peter Zijlstra <peterz@infradead.org>,
Ingo Molnar <mingo@redhat.com>,
K Prateek Nayak <kprateek.nayak@amd.com>,
"Gautham R . Shenoy" <gautham.shenoy@amd.com>,
Vincent Guittot <vincent.guittot@linaro.org>,
Juri Lelli <juri.lelli@redhat.com>,
Dietmar Eggemann <dietmar.eggemann@arm.com>,
"Steven Rostedt" <rostedt@goodmis.org>,
Ben Segall <bsegall@google.com>, Mel Gorman <mgorman@suse.de>,
Valentin Schneider <vschneid@redhat.com>,
"Madadi Vineeth Reddy" <vineethr@linux.ibm.com>,
Hillf Danton <hdanton@sina.com>,
"Shrikanth Hegde" <sshegde@linux.ibm.com>,
Jianyong Wu <jianyong.wu@outlook.com>,
"Yangyu Chen" <cyy@cyyself.name>,
Tingyin Duan <tingyin.duan@gmail.com>,
Vern Hao <vernhao@tencent.com>, Len Brown <len.brown@intel.com>,
Aubrey Li <aubrey.li@intel.com>, Zhao Liu <zhao1.liu@intel.com>,
Chen Yu <yu.chen.surf@gmail.com>,
Libo Chen <libo.chen@oracle.com>,
Adam Li <adamli@os.amperecomputing.com>,
Tim Chen <tim.c.chen@intel.com>, <oliver.sang@intel.com>
Subject: Re: [PATCH 01/19] sched/fair: Add infrastructure for cache-aware load balancing
Date: Thu, 23 Oct 2025 15:26:05 +0800 [thread overview]
Message-ID: <202510231459.ad690ecd-lkp@intel.com> (raw)
In-Reply-To: <865b852e3fdef6561c9e0a5be9a94aec8a68cdea.1760206683.git.tim.c.chen@linux.intel.com>
Hello,
kernel test robot noticed a 5.1% improvement of will-it-scale.per_thread_ops on:
commit: ddf7df94672b42db9a86b3225cf9ebcfdfefc506 ("[PATCH 01/19] sched/fair: Add infrastructure for cache-aware load balancing")
url: https://github.com/intel-lab-lkp/linux/commits/Tim-Chen/sched-fair-Add-infrastructure-for-cache-aware-load-balancing/20251012-022248
base: https://git.kernel.org/cgit/linux/kernel/git/tip/tip.git 45b7f780739a3145aeef24d2dfa02517a6c82ed6
patch link: https://lore.kernel.org/all/865b852e3fdef6561c9e0a5be9a94aec8a68cdea.1760206683.git.tim.c.chen@linux.intel.com/
patch subject: [PATCH 01/19] sched/fair: Add infrastructure for cache-aware load balancing
testcase: will-it-scale
config: x86_64-rhel-9.4
compiler: gcc-14
test machine: 64 threads 2 sockets Intel(R) Xeon(R) Gold 6346 CPU @ 3.10GHz (Ice Lake) with 256G memory
parameters:
nr_task: 100%
mode: thread
test: mmap1
cpufreq_governor: performance
Details are as below:
-------------------------------------------------------------------------------------------------->
The kernel config and materials to reproduce are available at:
https://download.01.org/0day-ci/archive/20251023/202510231459.ad690ecd-lkp@intel.com
=========================================================================================
compiler/cpufreq_governor/kconfig/mode/nr_task/rootfs/tbox_group/test/testcase:
gcc-14/performance/x86_64-rhel-9.4/thread/100%/debian-13-x86_64-20250902.cgz/lkp-icl-2sp7/mmap1/will-it-scale
commit:
45b7f78073 ("sched: Fix some typos in include/linux/preempt.h")
ddf7df9467 ("sched/fair: Add infrastructure for cache-aware load balancing")
45b7f780739a3145 ddf7df94672b42db9a86b3225cf
---------------- ---------------------------
%stddev %change %stddev
\ | \
12.30 ± 4% +1.2 13.54 ± 2% turbostat.C6%
16510 ± 2% +11.0% 18333 ± 5% perf-c2c.HITM.local
14007 ± 2% +11.9% 15670 ± 5% perf-c2c.HITM.remote
30518 ± 2% +11.4% 34003 ± 5% perf-c2c.HITM.total
4216 ±117% -82.9% 720.83 ± 87% sched_debug.cfs_rq:/.load_avg.max
230030 ± 6% +21.9% 280349 ± 3% sched_debug.cpu.nr_switches.min
32696287 +100.0% 65398751 sched_debug.sysctl_sched.sysctl_sched_features
71075 +5.1% 74710 will-it-scale.64.threads
1109 +5.1% 1166 will-it-scale.per_thread_ops
71075 +5.1% 74710 will-it-scale.workload
20012272 +1.8% 20374679 perf-stat.i.branch-misses
20662368 +4.4% 21568525 perf-stat.i.cache-references
181255 ± 6% +10.5% 200376 ± 2% perf-stat.i.context-switches
177.39 +5.8% 187.65 perf-stat.i.cpu-migrations
22226 ± 3% -5.9% 20924 ± 2% perf-stat.i.cycles-between-cache-misses
2.83 ± 6% +10.5% 3.13 ± 2% perf-stat.i.metric.K/sec
0.26 +0.0 0.27 perf-stat.overall.branch-miss-rate%
1.609e+08 -5.6% 1.518e+08 perf-stat.overall.path-length
19825311 +1.9% 20209803 perf-stat.ps.branch-misses
20712472 +4.4% 21614327 perf-stat.ps.cache-references
180352 ± 6% +10.5% 199276 ± 2% perf-stat.ps.context-switches
177.05 +5.8% 187.32 perf-stat.ps.cpu-migrations
47.47 -0.1 47.36 perf-profile.calltrace.cycles-pp.osq_lock.rwsem_down_write_slowpath.down_write_killable.__vm_munmap.__x64_sys_munmap
48.49 -0.1 48.40 perf-profile.calltrace.cycles-pp.down_write_killable.__vm_munmap.__x64_sys_munmap.do_syscall_64.entry_SYSCALL_64_after_hwframe
48.39 -0.1 48.30 perf-profile.calltrace.cycles-pp.down_write_killable.vm_mmap_pgoff.do_syscall_64.entry_SYSCALL_64_after_hwframe.__mmap
47.36 -0.1 47.27 perf-profile.calltrace.cycles-pp.osq_lock.rwsem_down_write_slowpath.down_write_killable.vm_mmap_pgoff.do_syscall_64
48.44 -0.1 48.35 perf-profile.calltrace.cycles-pp.rwsem_down_write_slowpath.down_write_killable.__vm_munmap.__x64_sys_munmap.do_syscall_64
48.34 -0.1 48.25 perf-profile.calltrace.cycles-pp.rwsem_down_write_slowpath.down_write_killable.vm_mmap_pgoff.do_syscall_64.entry_SYSCALL_64_after_hwframe
49.70 -0.1 49.62 perf-profile.calltrace.cycles-pp.__x64_sys_munmap.do_syscall_64.entry_SYSCALL_64_after_hwframe.__munmap
49.70 -0.1 49.62 perf-profile.calltrace.cycles-pp.__vm_munmap.__x64_sys_munmap.do_syscall_64.entry_SYSCALL_64_after_hwframe.__munmap
49.71 -0.1 49.64 perf-profile.calltrace.cycles-pp.do_syscall_64.entry_SYSCALL_64_after_hwframe.__munmap
49.73 -0.1 49.66 perf-profile.calltrace.cycles-pp.__munmap
49.71 -0.1 49.64 perf-profile.calltrace.cycles-pp.entry_SYSCALL_64_after_hwframe.__munmap
49.11 -0.1 49.06 perf-profile.calltrace.cycles-pp.vm_mmap_pgoff.do_syscall_64.entry_SYSCALL_64_after_hwframe.__mmap
0.52 +0.0 0.54 perf-profile.calltrace.cycles-pp.vms_gather_munmap_vmas.do_vmi_align_munmap.do_vmi_munmap.__vm_munmap.__x64_sys_munmap
0.54 ± 2% +0.0 0.56 perf-profile.calltrace.cycles-pp.do_mmap.vm_mmap_pgoff.do_syscall_64.entry_SYSCALL_64_after_hwframe.__mmap
0.67 ± 3% +0.1 0.74 ± 2% perf-profile.calltrace.cycles-pp.cpuidle_enter_state.cpuidle_enter.cpuidle_idle_call.do_idle.cpu_startup_entry
0.68 ± 3% +0.1 0.74 ± 2% perf-profile.calltrace.cycles-pp.cpuidle_enter.cpuidle_idle_call.do_idle.cpu_startup_entry.start_secondary
0.71 ± 3% +0.1 0.78 ± 2% perf-profile.calltrace.cycles-pp.cpuidle_idle_call.do_idle.cpu_startup_entry.start_secondary.common_startup_64
0.99 ± 3% +0.1 1.10 ± 2% perf-profile.calltrace.cycles-pp.common_startup_64
0.97 ± 3% +0.1 1.08 ± 2% perf-profile.calltrace.cycles-pp.do_idle.cpu_startup_entry.start_secondary.common_startup_64
0.97 ± 3% +0.1 1.08 ± 2% perf-profile.calltrace.cycles-pp.cpu_startup_entry.start_secondary.common_startup_64
0.97 ± 3% +0.1 1.08 ± 2% perf-profile.calltrace.cycles-pp.start_secondary.common_startup_64
94.85 -0.2 94.65 perf-profile.children.cycles-pp.osq_lock
96.81 -0.2 96.64 perf-profile.children.cycles-pp.rwsem_down_write_slowpath
96.87 -0.2 96.70 perf-profile.children.cycles-pp.down_write_killable
98.91 -0.1 98.80 perf-profile.children.cycles-pp.do_syscall_64
98.91 -0.1 98.80 perf-profile.children.cycles-pp.entry_SYSCALL_64_after_hwframe
49.70 -0.1 49.62 perf-profile.children.cycles-pp.__x64_sys_munmap
49.70 -0.1 49.62 perf-profile.children.cycles-pp.__vm_munmap
49.73 -0.1 49.66 perf-profile.children.cycles-pp.__munmap
0.05 +0.0 0.06 perf-profile.children.cycles-pp.wake_q_add
0.23 +0.0 0.24 perf-profile.children.cycles-pp.kmem_cache_free
0.15 ± 2% +0.0 0.16 perf-profile.children.cycles-pp.anon_vma_clone
0.07 +0.0 0.08 ± 4% perf-profile.children.cycles-pp.ttwu_queue_wakelist
0.07 ± 5% +0.0 0.08 ± 5% perf-profile.children.cycles-pp.pick_next_task_fair
0.08 ± 4% +0.0 0.09 ± 5% perf-profile.children.cycles-pp.__pick_next_task
0.07 +0.0 0.08 ± 5% perf-profile.children.cycles-pp.raw_spin_rq_lock_nested
0.22 +0.0 0.24 ± 3% perf-profile.children.cycles-pp.vma_expand
0.09 ± 4% +0.0 0.10 ± 4% perf-profile.children.cycles-pp.dequeue_task_fair
0.10 ± 3% +0.0 0.12 ± 3% perf-profile.children.cycles-pp.schedule_idle
0.08 ± 4% +0.0 0.10 ± 3% perf-profile.children.cycles-pp.dequeue_entity
0.09 ± 4% +0.0 0.11 ± 4% perf-profile.children.cycles-pp.try_to_block_task
0.45 +0.0 0.47 perf-profile.children.cycles-pp.__split_vma
0.08 ± 5% +0.0 0.10 ± 4% perf-profile.children.cycles-pp.dequeue_entities
0.16 ± 2% +0.0 0.18 ± 4% perf-profile.children.cycles-pp.commit_merge
0.16 +0.0 0.18 ± 5% perf-profile.children.cycles-pp.vma_complete
0.12 ± 7% +0.0 0.14 ± 3% perf-profile.children.cycles-pp.__flush_smp_call_function_queue
0.25 +0.0 0.27 ± 3% perf-profile.children.cycles-pp.vma_merge_new_range
0.54 +0.0 0.56 perf-profile.children.cycles-pp.do_mmap
0.08 ± 5% +0.0 0.11 ± 4% perf-profile.children.cycles-pp._raw_spin_lock_irqsave
0.05 ± 7% +0.0 0.08 ± 4% perf-profile.children.cycles-pp.update_curr
0.04 ± 44% +0.0 0.08 ± 6% perf-profile.children.cycles-pp.native_queued_spin_lock_slowpath
0.41 +0.0 0.44 ± 2% perf-profile.children.cycles-pp.__hrtimer_run_queues
0.39 +0.0 0.43 ± 2% perf-profile.children.cycles-pp.tick_nohz_handler
0.18 ± 4% +0.0 0.21 ± 3% perf-profile.children.cycles-pp.schedule
0.17 ± 3% +0.0 0.21 ± 2% perf-profile.children.cycles-pp.schedule_preempt_disabled
0.18 ± 2% +0.0 0.22 ± 2% perf-profile.children.cycles-pp.try_to_wake_up
0.18 ± 4% +0.0 0.22 ± 3% perf-profile.children.cycles-pp.wake_up_q
0.35 +0.0 0.39 ± 2% perf-profile.children.cycles-pp.update_process_times
0.24 ± 3% +0.0 0.28 ± 3% perf-profile.children.cycles-pp.sched_tick
0.25 ± 3% +0.0 0.29 ± 3% perf-profile.children.cycles-pp.rwsem_wake
0.07 +0.0 0.12 ± 3% perf-profile.children.cycles-pp._raw_spin_lock
0.28 ± 2% +0.0 0.33 ± 2% perf-profile.children.cycles-pp.__schedule
0.18 ± 3% +0.1 0.23 ± 5% perf-profile.children.cycles-pp.task_tick_fair
0.00 +0.1 0.06 perf-profile.children.cycles-pp.update_se
0.69 ± 3% +0.1 0.76 ± 2% perf-profile.children.cycles-pp.cpuidle_enter
0.69 ± 3% +0.1 0.76 ± 2% perf-profile.children.cycles-pp.cpuidle_enter_state
0.72 ± 3% +0.1 0.79 ± 2% perf-profile.children.cycles-pp.cpuidle_idle_call
0.36 ± 3% +0.1 0.44 ± 2% perf-profile.children.cycles-pp.intel_idle_irq
0.99 ± 3% +0.1 1.10 ± 2% perf-profile.children.cycles-pp.common_startup_64
0.99 ± 3% +0.1 1.10 ± 2% perf-profile.children.cycles-pp.cpu_startup_entry
0.99 ± 3% +0.1 1.10 ± 2% perf-profile.children.cycles-pp.do_idle
0.97 ± 3% +0.1 1.08 ± 2% perf-profile.children.cycles-pp.start_secondary
94.33 -0.2 94.10 perf-profile.self.cycles-pp.osq_lock
0.32 -0.0 0.29 ± 2% perf-profile.self.cycles-pp.rwsem_down_write_slowpath
0.07 ± 5% -0.0 0.05 perf-profile.self.cycles-pp.vms_complete_munmap_vmas
0.05 +0.0 0.06 perf-profile.self.cycles-pp.wake_q_add
0.06 +0.0 0.07 ± 5% perf-profile.self.cycles-pp._raw_spin_lock
0.06 ± 6% +0.0 0.08 ± 4% perf-profile.self.cycles-pp._raw_spin_lock_irqsave
0.04 ± 44% +0.0 0.08 ± 6% perf-profile.self.cycles-pp.native_queued_spin_lock_slowpath
0.34 ± 4% +0.1 0.42 perf-profile.self.cycles-pp.intel_idle_irq
Disclaimer:
Results have been estimated based on internal Intel analysis and are provided
for informational purposes only. Any difference in system hardware or software
design or configuration may affect actual performance.
--
0-DAY CI Kernel Test Service
https://github.com/intel/lkp-tests/wiki
next prev parent reply other threads:[~2025-10-23 7:26 UTC|newest]
Thread overview: 116+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-10-11 18:24 [PATCH 00/19] Cache Aware Scheduling Tim Chen
2025-10-11 18:24 ` [PATCH 01/19] sched/fair: Add infrastructure for cache-aware load balancing Tim Chen
2025-10-14 19:12 ` Madadi Vineeth Reddy
2025-10-15 4:54 ` Chen, Yu C
2025-10-15 19:32 ` Tim Chen
2025-10-16 3:11 ` Chen, Yu C
2025-10-15 11:54 ` Peter Zijlstra
2025-10-15 16:07 ` Chen, Yu C
2025-10-23 7:26 ` kernel test robot [this message]
2025-10-27 4:47 ` K Prateek Nayak
2025-10-27 13:35 ` Chen, Yu C
2025-10-11 18:24 ` [PATCH 02/19] sched/fair: Record per-LLC utilization to guide cache-aware scheduling decisions Tim Chen
2025-10-15 10:15 ` Peter Zijlstra
2025-10-15 16:27 ` Chen, Yu C
2025-10-27 5:01 ` K Prateek Nayak
2025-10-27 14:07 ` Chen, Yu C
2025-10-28 2:50 ` K Prateek Nayak
2025-10-11 18:24 ` [PATCH 03/19] sched/fair: Introduce helper functions to enforce LLC migration policy Tim Chen
2025-10-11 18:24 ` [PATCH 04/19] sched/fair: Introduce a static key to enable cache aware only for multi LLCs Tim Chen
2025-10-15 11:04 ` Peter Zijlstra
2025-10-15 16:25 ` Chen, Yu C
2025-10-15 16:36 ` Shrikanth Hegde
2025-10-15 17:01 ` Chen, Yu C
2025-10-16 7:42 ` Peter Zijlstra
2025-10-17 2:08 ` Chen, Yu C
2025-10-16 7:40 ` Peter Zijlstra
2025-10-27 5:42 ` K Prateek Nayak
2025-10-27 12:56 ` Chen, Yu C
2025-10-27 23:36 ` Tim Chen
2025-10-29 12:36 ` Chen, Yu C
2025-10-28 2:46 ` K Prateek Nayak
2025-10-11 18:24 ` [PATCH 05/19] sched/fair: Add LLC index mapping for CPUs Tim Chen
2025-10-15 11:08 ` Peter Zijlstra
2025-10-15 11:58 ` Peter Zijlstra
2025-10-15 20:12 ` Tim Chen
2025-10-11 18:24 ` [PATCH 06/19] sched/fair: Assign preferred LLC ID to processes Tim Chen
2025-10-14 5:16 ` Chen, Yu C
2025-10-15 11:15 ` Peter Zijlstra
2025-10-16 3:13 ` Chen, Yu C
2025-10-17 4:50 ` Chen, Yu C
2025-10-20 9:41 ` Vern Hao
2025-10-11 18:24 ` [PATCH 07/19] sched/fair: Track LLC-preferred tasks per runqueue Tim Chen
2025-10-15 12:05 ` Peter Zijlstra
2025-10-15 20:03 ` Tim Chen
2025-10-16 7:44 ` Peter Zijlstra
2025-10-16 20:06 ` Tim Chen
2025-10-27 6:04 ` K Prateek Nayak
2025-10-28 15:15 ` Chen, Yu C
2025-10-28 15:46 ` Tim Chen
2025-10-29 4:32 ` K Prateek Nayak
2025-10-29 12:48 ` Chen, Yu C
2025-10-29 4:00 ` K Prateek Nayak
2025-10-28 17:06 ` Tim Chen
2025-10-11 18:24 ` [PATCH 08/19] sched/fair: Introduce per runqueue task LLC preference counter Tim Chen
2025-10-15 12:21 ` Peter Zijlstra
2025-10-15 20:41 ` Tim Chen
2025-10-16 7:49 ` Peter Zijlstra
2025-10-21 8:28 ` Madadi Vineeth Reddy
2025-10-23 6:07 ` Chen, Yu C
2025-10-11 18:24 ` [PATCH 09/19] sched/fair: Count tasks prefering each LLC in a sched group Tim Chen
2025-10-15 12:22 ` Peter Zijlstra
2025-10-15 20:42 ` Tim Chen
2025-10-15 12:25 ` Peter Zijlstra
2025-10-15 20:43 ` Tim Chen
2025-10-27 8:33 ` K Prateek Nayak
2025-10-27 23:19 ` Tim Chen
2025-10-11 18:24 ` [PATCH 10/19] sched/fair: Prioritize tasks preferring destination LLC during balancing Tim Chen
2025-10-15 7:23 ` kernel test robot
2025-10-15 15:08 ` Peter Zijlstra
2025-10-15 21:28 ` Tim Chen
2025-10-15 15:10 ` Peter Zijlstra
2025-10-15 16:03 ` Chen, Yu C
2025-10-24 9:32 ` Aaron Lu
2025-10-27 2:00 ` Chen, Yu C
2025-10-29 9:51 ` Aaron Lu
2025-10-29 13:19 ` Chen, Yu C
2025-10-27 6:29 ` K Prateek Nayak
2025-10-28 12:11 ` Chen, Yu C
2025-10-11 18:24 ` [PATCH 11/19] sched/fair: Identify busiest sched_group for LLC-aware load balancing Tim Chen
2025-10-15 15:24 ` Peter Zijlstra
2025-10-15 21:18 ` Tim Chen
2025-10-11 18:24 ` [PATCH 12/19] sched/fair: Add migrate_llc_task migration type for cache-aware balancing Tim Chen
2025-10-27 9:04 ` K Prateek Nayak
2025-10-27 22:59 ` Tim Chen
2025-10-11 18:24 ` [PATCH 13/19] sched/fair: Handle moving single tasks to/from their preferred LLC Tim Chen
2025-10-11 18:24 ` [PATCH 14/19] sched/fair: Consider LLC preference when selecting tasks for load balancing Tim Chen
2025-10-11 18:24 ` [PATCH 15/19] sched/fair: Respect LLC preference in task migration and detach Tim Chen
2025-10-28 6:02 ` K Prateek Nayak
2025-10-28 11:58 ` Chen, Yu C
2025-10-28 15:30 ` Tim Chen
2025-10-29 4:15 ` K Prateek Nayak
2025-10-29 3:54 ` K Prateek Nayak
2025-10-29 14:23 ` Chen, Yu C
2025-10-29 21:09 ` Tim Chen
2025-10-30 4:19 ` K Prateek Nayak
2025-10-30 20:07 ` Tim Chen
2025-10-31 3:32 ` K Prateek Nayak
2025-10-31 15:17 ` Chen, Yu C
2025-11-03 21:41 ` Tim Chen
2025-11-03 22:07 ` Tim Chen
2025-10-11 18:24 ` [PATCH 16/19] sched/fair: Exclude processes with many threads from cache-aware scheduling Tim Chen
2025-10-23 7:22 ` kernel test robot
2025-10-11 18:24 ` [PATCH 17/19] sched/fair: Disable cache aware scheduling for processes with high thread counts Tim Chen
2025-10-22 17:21 ` Madadi Vineeth Reddy
2025-10-23 6:55 ` Chen, Yu C
2025-10-11 18:24 ` [PATCH 18/19] sched/fair: Avoid cache-aware scheduling for memory-heavy processes Tim Chen
2025-10-15 6:57 ` kernel test robot
2025-10-16 4:44 ` Chen, Yu C
2025-10-11 18:24 ` [PATCH 19/19] sched/fair: Add user control to adjust the tolerance of cache-aware scheduling Tim Chen
2025-10-29 8:07 ` Aaron Lu
2025-10-29 12:54 ` Chen, Yu C
2025-10-14 12:13 ` [PATCH 00/19] Cache Aware Scheduling Madadi Vineeth Reddy
2025-10-14 21:48 ` Tim Chen
2025-10-15 5:38 ` Chen, Yu C
2025-10-15 18:26 ` Madadi Vineeth Reddy
2025-10-16 4:57 ` Chen, Yu C
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=202510231459.ad690ecd-lkp@intel.com \
--to=oliver.sang@intel.com \
--cc=adamli@os.amperecomputing.com \
--cc=aubrey.li@intel.com \
--cc=aubrey.li@linux.intel.com \
--cc=bsegall@google.com \
--cc=cyy@cyyself.name \
--cc=dietmar.eggemann@arm.com \
--cc=gautham.shenoy@amd.com \
--cc=hdanton@sina.com \
--cc=jianyong.wu@outlook.com \
--cc=juri.lelli@redhat.com \
--cc=kprateek.nayak@amd.com \
--cc=len.brown@intel.com \
--cc=libo.chen@oracle.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mm@kvack.org \
--cc=lkp@intel.com \
--cc=mgorman@suse.de \
--cc=mingo@redhat.com \
--cc=oe-lkp@lists.linux.dev \
--cc=peterz@infradead.org \
--cc=rostedt@goodmis.org \
--cc=sshegde@linux.ibm.com \
--cc=tim.c.chen@intel.com \
--cc=tim.c.chen@linux.intel.com \
--cc=tingyin.duan@gmail.com \
--cc=vernhao@tencent.com \
--cc=vincent.guittot@linaro.org \
--cc=vineethr@linux.ibm.com \
--cc=vschneid@redhat.com \
--cc=yu.c.chen@intel.com \
--cc=yu.chen.surf@gmail.com \
--cc=zhao1.liu@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.