All of lore.kernel.org
 help / color / mirror / Atom feed
From: Jonathan Cameron via <qemu-arm@nongnu.org>
To: Shameer Kolothum <skolothumtho@nvidia.com>
Cc: <qemu-arm@nongnu.org>, <qemu-devel@nongnu.org>,
	<eric.auger@redhat.com>, <peter.maydell@linaro.org>,
	<jgg@nvidia.com>, <nicolinc@nvidia.com>, <ddutile@redhat.com>,
	<berrange@redhat.com>, <clg@redhat.com>, <alex@shazbot.org>,
	<nathanc@nvidia.com>, <mochs@nvidia.com>, <smostafa@google.com>,
	<wangzhou1@hisilicon.com>, <jiangkunkun@huawei.com>,
	<zhangfei.gao@linaro.org>, <zhenzhong.duan@intel.com>,
	<yi.l.liu@intel.com>, <kjaju@nvidia.com>,
	"Michael S . Tsirkin" <mst@redhat.com>
Subject: Re: [PATCH v8 34/37] hw/pci: Add helper to insert PCIe extended capability at a fixed offset
Date: Fri, 23 Jan 2026 11:39:33 +0000	[thread overview]
Message-ID: <20260123113933.00003456@huawei.com> (raw)
In-Reply-To: <20260121175248.87649-35-skolothumtho@nvidia.com>

On Wed, 21 Jan 2026 17:52:39 +0000
Shameer Kolothum <skolothumtho@nvidia.com> wrote:

> Add pcie_insert_capability(), a helper to insert a PCIe extended
> capability into an existing extended capability list at a caller
> specified offset.
> 
> Unlike pcie_add_capability(), which always appends a capability to the
> end of the list, this helper preserves the existing list ordering while
> allowing insertion at an arbitrary offset.
> 
> The helper only validates that the insertion does not overwrite an
> existing PCIe extended capability header, since corrupting a header
> would break the extended capability linked list. Validation of overlaps
> with other configuration space registers or capability-specific
> register blocks is left to the caller.
> 
> Reviewed-by: Michael S. Tsirkin <mst@redhat.com>
> Reviewed-by: Eric Auger <eric.auger@redhat.com>
> Tested-by: Eric Auger <eric.auger@redhat.com>
> Tested-by: Zhangfei Gao <zhangfei.gao@linaro.org>
> Signed-off-by: Shameer Kolothum <skolothumtho@nvidia.com>
Reviewed-by: Jonathan Cameron <jonathan.cameron@huawei.com>


WARNING: multiple messages have this Message-ID (diff)
From: Jonathan Cameron via qemu development <qemu-devel@nongnu.org>
To: Shameer Kolothum <skolothumtho@nvidia.com>
Cc: <qemu-arm@nongnu.org>, <qemu-devel@nongnu.org>,
	<eric.auger@redhat.com>, <peter.maydell@linaro.org>,
	<jgg@nvidia.com>, <nicolinc@nvidia.com>, <ddutile@redhat.com>,
	<berrange@redhat.com>, <clg@redhat.com>, <alex@shazbot.org>,
	<nathanc@nvidia.com>, <mochs@nvidia.com>, <smostafa@google.com>,
	<wangzhou1@hisilicon.com>, <jiangkunkun@huawei.com>,
	<zhangfei.gao@linaro.org>, <zhenzhong.duan@intel.com>,
	<yi.l.liu@intel.com>, <kjaju@nvidia.com>,
	"Michael S . Tsirkin" <mst@redhat.com>
Subject: Re: [PATCH v8 34/37] hw/pci: Add helper to insert PCIe extended capability at a fixed offset
Date: Fri, 23 Jan 2026 11:39:33 +0000	[thread overview]
Message-ID: <20260123113933.00003456@huawei.com> (raw)
In-Reply-To: <20260121175248.87649-35-skolothumtho@nvidia.com>

On Wed, 21 Jan 2026 17:52:39 +0000
Shameer Kolothum <skolothumtho@nvidia.com> wrote:

> Add pcie_insert_capability(), a helper to insert a PCIe extended
> capability into an existing extended capability list at a caller
> specified offset.
> 
> Unlike pcie_add_capability(), which always appends a capability to the
> end of the list, this helper preserves the existing list ordering while
> allowing insertion at an arbitrary offset.
> 
> The helper only validates that the insertion does not overwrite an
> existing PCIe extended capability header, since corrupting a header
> would break the extended capability linked list. Validation of overlaps
> with other configuration space registers or capability-specific
> register blocks is left to the caller.
> 
> Reviewed-by: Michael S. Tsirkin <mst@redhat.com>
> Reviewed-by: Eric Auger <eric.auger@redhat.com>
> Tested-by: Eric Auger <eric.auger@redhat.com>
> Tested-by: Zhangfei Gao <zhangfei.gao@linaro.org>
> Signed-off-by: Shameer Kolothum <skolothumtho@nvidia.com>
Reviewed-by: Jonathan Cameron <jonathan.cameron@huawei.com>


  reply	other threads:[~2026-01-23 11:39 UTC|newest]

Thread overview: 65+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2026-01-21 17:52 [PATCH v8 00/37] hw/arm/virt: Add support for user-creatable accelerated SMMUv3 Shameer Kolothum
2026-01-21 17:52 ` [PATCH v8 01/37] backends/iommufd: Introduce iommufd_backend_alloc_viommu Shameer Kolothum
2026-01-21 17:52 ` [PATCH v8 02/37] backends/iommufd: Introduce iommufd_backend_alloc_vdev Shameer Kolothum
2026-01-21 17:52 ` [PATCH v8 03/37] hw/arm/smmu-common: Factor out common helper functions and export Shameer Kolothum
2026-01-21 17:52 ` [PATCH v8 04/37] hw/arm/smmu-common: Make iommu ops part of SMMUState Shameer Kolothum
2026-01-21 17:52 ` [PATCH v8 05/37] hw/arm/smmuv3-accel: Introduce smmuv3 accel device Shameer Kolothum
2026-01-21 17:52 ` [PATCH v8 06/37] hw/arm/smmuv3-accel: Initialize shared system address space Shameer Kolothum
2026-01-21 17:52 ` [PATCH v8 07/37] hw/pci/pci: Move pci_init_bus_master() after adding device to bus Shameer Kolothum
2026-01-21 17:52 ` [PATCH v8 08/37] hw/pci/pci: Add optional supports_address_space() callback Shameer Kolothum
2026-01-21 17:52 ` [PATCH v8 09/37] hw/pci-bridge/pci_expander_bridge: Move TYPE_PXB_PCIE_DEV to header Shameer Kolothum
2026-01-21 17:52 ` [PATCH v8 10/37] hw/arm/smmuv3-accel: Restrict accelerated SMMUv3 to vfio-pci endpoints with iommufd Shameer Kolothum
2026-01-21 17:52 ` [PATCH v8 11/37] hw/arm/smmuv3: Implement get_viommu_cap() callback Shameer Kolothum
2026-01-21 17:52 ` [PATCH v8 12/37] hw/arm/smmuv3-accel: Add set/unset_iommu_device callback Shameer Kolothum
2026-01-21 17:52 ` [PATCH v8 13/37] hw/arm/smmuv3: propagate smmuv3_cmdq_consume() errors to caller Shameer Kolothum
2026-01-23 11:28   ` Jonathan Cameron via
2026-01-23 11:28     ` Jonathan Cameron via qemu development
2026-01-21 17:52 ` [PATCH v8 14/37] hw/arm/smmuv3-accel: Add nested vSTE install/uninstall support Shameer Kolothum
2026-01-21 17:52 ` [PATCH v8 15/37] hw/arm/smmuv3-accel: Install SMMUv3 GBPA based hwpt Shameer Kolothum
2026-01-23 11:29   ` Jonathan Cameron via
2026-01-23 11:29     ` Jonathan Cameron via qemu development
2026-01-21 17:52 ` [PATCH v8 16/37] hw/pci/pci: Introduce a callback to retrieve the MSI doorbell GPA directly Shameer Kolothum
2026-01-23 11:35   ` Jonathan Cameron via
2026-01-23 11:35     ` Jonathan Cameron via qemu development
2026-01-21 17:52 ` [PATCH v8 17/37] hw/arm/smmuv3-accel: Implement get_msi_direct_gpa callback Shameer Kolothum
2026-01-23 11:35   ` Jonathan Cameron via
2026-01-23 11:35     ` Jonathan Cameron via qemu development
2026-01-21 17:52 ` [PATCH v8 18/37] hw/arm/virt: Set msi-gpa property Shameer Kolothum
2026-01-23 11:37   ` Jonathan Cameron via
2026-01-23 11:37     ` Jonathan Cameron via qemu development
2026-01-21 17:52 ` [PATCH v8 19/37] hw/arm/smmuv3-accel: Add support to issue invalidation cmd to host Shameer Kolothum
2026-01-21 17:52 ` [PATCH v8 20/37] hw/arm/smmuv3: Initialize ID registers early during realize() Shameer Kolothum
2026-01-21 17:52 ` [PATCH v8 21/37] hw/arm/smmuv3-accel: Get host SMMUv3 hw info and validate Shameer Kolothum
2026-01-21 17:52 ` [PATCH v8 22/37] hw/pci-host/gpex: Allow to generate preserve boot config DSM #5 Shameer Kolothum
2026-01-21 17:52 ` [PATCH v8 23/37] hw/arm/virt: Set PCI preserve_config for accel SMMUv3 Shameer Kolothum
2026-01-21 17:52 ` [PATCH v8 24/37] tests/qtest/bios-tables-test: Prepare for IORT revison upgrade Shameer Kolothum
2026-01-21 17:52 ` [PATCH v8 25/37] hw/arm/virt-acpi-build: Add IORT RMR regions to handle MSI nested binding Shameer Kolothum
2026-01-21 17:52 ` [PATCH v8 26/37] tests/qtest/bios-tables-test: Update IORT blobs after revision upgrade Shameer Kolothum
2026-01-21 17:52 ` [PATCH v8 27/37] hw/arm/smmuv3: Block migration when accel is enabled Shameer Kolothum
2026-01-21 17:52 ` [PATCH v8 28/37] hw/arm/smmuv3: Add accel property for SMMUv3 device Shameer Kolothum
2026-01-21 17:52 ` [PATCH v8 29/37] hw/arm/smmuv3-accel: Add a property to specify RIL support Shameer Kolothum
2026-01-21 17:52 ` [PATCH v8 30/37] hw/arm/smmuv3-accel: Add support for ATS Shameer Kolothum
2026-01-21 17:52 ` [PATCH v8 31/37] hw/arm/smmuv3-accel: Add property to specify OAS bits Shameer Kolothum
2026-01-21 17:52 ` [PATCH v8 32/37] backends/iommufd: Retrieve PASID width from iommufd_backend_get_device_info() Shameer Kolothum
2026-01-21 17:52 ` [PATCH v8 33/37] backends/iommufd: Add get_pasid_info() callback Shameer Kolothum
2026-01-22 19:50   ` Nicolin Chen
2026-01-21 17:52 ` [PATCH v8 34/37] hw/pci: Add helper to insert PCIe extended capability at a fixed offset Shameer Kolothum
2026-01-23 11:39   ` Jonathan Cameron via [this message]
2026-01-23 11:39     ` Jonathan Cameron via qemu development
2026-01-21 17:52 ` [PATCH v8 35/37] hw/pci: Factor out common PASID capability initialization Shameer Kolothum
2026-01-21 17:52 ` [PATCH v8 36/37] hw/vfio/pci: Synthesize PASID capability for vfio-pci devices Shameer Kolothum
2026-01-22 21:35   ` Cédric Le Goater
2026-01-21 17:52 ` [PATCH v8 37/37] hw/arm/smmuv3-accel: Make SubstreamID support configurable Shameer Kolothum
2026-01-22  1:56 ` [PATCH v8 00/37] hw/arm/virt: Add support for user-creatable accelerated SMMUv3 Zhangfei Gao
2026-01-23  7:55 ` Eric Auger
2026-01-23 11:41   ` Jonathan Cameron via
2026-01-23 11:41     ` Jonathan Cameron via qemu development
2026-01-23 11:58     ` Peter Maydell
2026-01-23 12:04       ` Shameer Kolothum
2026-01-23 15:05         ` Peter Maydell
2026-01-23 15:33           ` Shameer Kolothum
2026-01-23 15:48             ` Peter Maydell
2026-01-23 16:59               ` Shameer Kolothum
2026-01-23 17:12                 ` Peter Maydell
2026-01-23 18:22                   ` Shameer Kolothum
2026-01-23 23:31                     ` Shameer Kolothum

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20260123113933.00003456@huawei.com \
    --to=qemu-arm@nongnu.org \
    --cc=alex@shazbot.org \
    --cc=berrange@redhat.com \
    --cc=clg@redhat.com \
    --cc=ddutile@redhat.com \
    --cc=eric.auger@redhat.com \
    --cc=jgg@nvidia.com \
    --cc=jiangkunkun@huawei.com \
    --cc=jonathan.cameron@huawei.com \
    --cc=kjaju@nvidia.com \
    --cc=mochs@nvidia.com \
    --cc=mst@redhat.com \
    --cc=nathanc@nvidia.com \
    --cc=nicolinc@nvidia.com \
    --cc=peter.maydell@linaro.org \
    --cc=qemu-devel@nongnu.org \
    --cc=skolothumtho@nvidia.com \
    --cc=smostafa@google.com \
    --cc=wangzhou1@hisilicon.com \
    --cc=yi.l.liu@intel.com \
    --cc=zhangfei.gao@linaro.org \
    --cc=zhenzhong.duan@intel.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.