From: Jonathan Cameron via <qemu-arm@nongnu.org>
To: Peter Maydell <peter.maydell@linaro.org>
Cc: <qemu-arm@nongnu.org>, <qemu-devel@nongnu.org>
Subject: Re: [PATCH 01/65] hw/core: Permit devices to define an array of link properties
Date: Fri, 6 Mar 2026 11:11:06 +0000 [thread overview]
Message-ID: <20260306111106.0000023a@huawei.com> (raw)
In-Reply-To: <20260223170212.441276-2-peter.maydell@linaro.org>
On Mon, 23 Feb 2026 17:01:08 +0000
Peter Maydell <peter.maydell@linaro.org> wrote:
> Currently we allow devices to define "link properties" with
> DEFINE_PROP_LINK(): these are a way to give a device a pointer to
> another QOM object. (Under the hood this is done by handing it the
> canonical QOM path for the object.)
>
> We also allow devices to define "array properties" with
> DEFINE_PROP_ARRAY(): these are a way to give a device a
> variable-length array of properties.
>
> However, there is no way to define an array of link properties. If
> you try to do it by passing qdev_prop_link as the arrayprop argument
> to DEFINE_PROP_ARRAY() you will get a crash because qdev_prop_link
> does not provide the .set and .get methods in its PropertyInfo
> struct.
>
> This patch implements a new DEFINE_PROP_LINK_ARRAY(). In
> a device you can use it like this:
>
> struct MyDevice {
> ...
> uint32_t num_cpus;
> ARMCPU **cpus;
> }
>
> and in your Property array:
> DEFINE_PROP_LINK_ARRAY("cpus", MyDevice, num_cpus, cpus,
> TYPE_ARM_CPU, ARMCPU *),
>
> The array property code will fill in s->num_cpus, allocate memory in
> s->cpus, and populate it with pointers.
>
> On the device-creation side you set the property in the same way as
> the existing array properties, using the new qlist_append_link()
> function to append to the QList:
>
> QList *cpulist = qlist_new();
> for (int i = 0; i < cpus; i++) {
> qlist_append_link(cpulist, OBJECT(cpu[i]));
> }
> qdev_prop_set_array(mydev, "cpus", cpulist);
>
> The implementation is mostly in the provision of the .set and
> .get methods to the qdev_prop_link PropertyInfo struct. The
> code of these methods parallels the code in
> object_set_link_property() and object_get_link_property(). We can't
> completely share the code with those functions because of differences
> in where we get the information like the target QOM type, but I have
> pulled out a new function object_resolve_and_typecheck() for the
> shared "given a QOM path and a type, give me the object or an error"
> code.
>
> Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Hi Peter,
Looks good to me, but I'm not confident enough on this stuff to give
tags. A couple of trivial things inline.
Jonathan
> ---
> I want this specifically for the GICv5 interrupt controller device
> I'm working on. I'd like to be able to pass in links to the CPUs
> connected to the GIC, so that we don't have to have the code assume
> that it's connected to CPU numbers 0,1,2... the way the current
> GICv3 code does.
>
> I think Phil also had a proposed series a while back that wanted
> to do something similar with one of the existing devices.
>
> I figured I'd post this early for review, though obviously it's a
> little unmotivated until I have my new GICv5 code into enough shape
> to submit. This is tested, but with my work-in-progress code.
You probably want to update this set of notes given it's in your
GICv5 set now!
> diff --git a/include/qom/object.h b/include/qom/object.h
> index 26df6137b9..48fdbf353e 100644
> --- a/include/qom/object.h
> +++ b/include/qom/object.h
> @@ -1750,6 +1750,25 @@ ObjectProperty *object_class_property_add_link(ObjectClass *oc,
> Object *val, Error **errp),
> ObjectPropertyLinkFlags flags);
>
> +
> +/**
> + * object_resolve_and_typecheck:
> + * @path: path to look up
> + * @name: name of property we are resolving for (used only in error messages)
> + * @target_type: QOM type we expect @path to resolve to
> + * @errp: error
> + *
> + * Look up the object at @path and return it. If it does not have
> + * the correct type @target_type, return NULL and set @errp.
> + *
> + * This is similar to object_resolve_path_type(), but it insists on
> + * a non-ambiguous path and it produces error messages that are specialised
> + * to the use case of setting a link property on an object.
> + */
> +Object *object_resolve_and_typecheck(const char *path,
> + const char *name,
> + const char *target_type, Error **errp);
I'm not sure why you went with this wrapping. I'd combine the first two lines.
> +
> /**
> * object_property_add_str:
> * @obj: the object to add a property to
> diff --git a/qom/object.c b/qom/object.c
> index ff8ede8a32..90b8f3461e 100644
> --- a/qom/object.c
> +++ b/qom/object.c
> @@ -1895,26 +1895,13 @@ static void object_get_link_property(Object *obj, Visitor *v,
> }
> }
>
> -/*
> - * object_resolve_link:
> - *
> - * Lookup an object and ensure its type matches the link property type. This
> - * is similar to object_resolve_path() except type verification against the
> - * link property is performed.
> - *
> - * Returns: The matched object or NULL on path lookup failures.
> - */
> -static Object *object_resolve_link(Object *obj, const char *name,
> - const char *path, Error **errp)
> +Object *object_resolve_and_typecheck(const char *path,
> + const char *name,
As above.
> + const char *target_type, Error **errp)
WARNING: multiple messages have this Message-ID (diff)
From: Jonathan Cameron via qemu development <qemu-devel@nongnu.org>
To: Peter Maydell <peter.maydell@linaro.org>
Cc: <qemu-arm@nongnu.org>, <qemu-devel@nongnu.org>
Subject: Re: [PATCH 01/65] hw/core: Permit devices to define an array of link properties
Date: Fri, 6 Mar 2026 11:11:06 +0000 [thread overview]
Message-ID: <20260306111106.0000023a@huawei.com> (raw)
In-Reply-To: <20260223170212.441276-2-peter.maydell@linaro.org>
On Mon, 23 Feb 2026 17:01:08 +0000
Peter Maydell <peter.maydell@linaro.org> wrote:
> Currently we allow devices to define "link properties" with
> DEFINE_PROP_LINK(): these are a way to give a device a pointer to
> another QOM object. (Under the hood this is done by handing it the
> canonical QOM path for the object.)
>
> We also allow devices to define "array properties" with
> DEFINE_PROP_ARRAY(): these are a way to give a device a
> variable-length array of properties.
>
> However, there is no way to define an array of link properties. If
> you try to do it by passing qdev_prop_link as the arrayprop argument
> to DEFINE_PROP_ARRAY() you will get a crash because qdev_prop_link
> does not provide the .set and .get methods in its PropertyInfo
> struct.
>
> This patch implements a new DEFINE_PROP_LINK_ARRAY(). In
> a device you can use it like this:
>
> struct MyDevice {
> ...
> uint32_t num_cpus;
> ARMCPU **cpus;
> }
>
> and in your Property array:
> DEFINE_PROP_LINK_ARRAY("cpus", MyDevice, num_cpus, cpus,
> TYPE_ARM_CPU, ARMCPU *),
>
> The array property code will fill in s->num_cpus, allocate memory in
> s->cpus, and populate it with pointers.
>
> On the device-creation side you set the property in the same way as
> the existing array properties, using the new qlist_append_link()
> function to append to the QList:
>
> QList *cpulist = qlist_new();
> for (int i = 0; i < cpus; i++) {
> qlist_append_link(cpulist, OBJECT(cpu[i]));
> }
> qdev_prop_set_array(mydev, "cpus", cpulist);
>
> The implementation is mostly in the provision of the .set and
> .get methods to the qdev_prop_link PropertyInfo struct. The
> code of these methods parallels the code in
> object_set_link_property() and object_get_link_property(). We can't
> completely share the code with those functions because of differences
> in where we get the information like the target QOM type, but I have
> pulled out a new function object_resolve_and_typecheck() for the
> shared "given a QOM path and a type, give me the object or an error"
> code.
>
> Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Hi Peter,
Looks good to me, but I'm not confident enough on this stuff to give
tags. A couple of trivial things inline.
Jonathan
> ---
> I want this specifically for the GICv5 interrupt controller device
> I'm working on. I'd like to be able to pass in links to the CPUs
> connected to the GIC, so that we don't have to have the code assume
> that it's connected to CPU numbers 0,1,2... the way the current
> GICv3 code does.
>
> I think Phil also had a proposed series a while back that wanted
> to do something similar with one of the existing devices.
>
> I figured I'd post this early for review, though obviously it's a
> little unmotivated until I have my new GICv5 code into enough shape
> to submit. This is tested, but with my work-in-progress code.
You probably want to update this set of notes given it's in your
GICv5 set now!
> diff --git a/include/qom/object.h b/include/qom/object.h
> index 26df6137b9..48fdbf353e 100644
> --- a/include/qom/object.h
> +++ b/include/qom/object.h
> @@ -1750,6 +1750,25 @@ ObjectProperty *object_class_property_add_link(ObjectClass *oc,
> Object *val, Error **errp),
> ObjectPropertyLinkFlags flags);
>
> +
> +/**
> + * object_resolve_and_typecheck:
> + * @path: path to look up
> + * @name: name of property we are resolving for (used only in error messages)
> + * @target_type: QOM type we expect @path to resolve to
> + * @errp: error
> + *
> + * Look up the object at @path and return it. If it does not have
> + * the correct type @target_type, return NULL and set @errp.
> + *
> + * This is similar to object_resolve_path_type(), but it insists on
> + * a non-ambiguous path and it produces error messages that are specialised
> + * to the use case of setting a link property on an object.
> + */
> +Object *object_resolve_and_typecheck(const char *path,
> + const char *name,
> + const char *target_type, Error **errp);
I'm not sure why you went with this wrapping. I'd combine the first two lines.
> +
> /**
> * object_property_add_str:
> * @obj: the object to add a property to
> diff --git a/qom/object.c b/qom/object.c
> index ff8ede8a32..90b8f3461e 100644
> --- a/qom/object.c
> +++ b/qom/object.c
> @@ -1895,26 +1895,13 @@ static void object_get_link_property(Object *obj, Visitor *v,
> }
> }
>
> -/*
> - * object_resolve_link:
> - *
> - * Lookup an object and ensure its type matches the link property type. This
> - * is similar to object_resolve_path() except type verification against the
> - * link property is performed.
> - *
> - * Returns: The matched object or NULL on path lookup failures.
> - */
> -static Object *object_resolve_link(Object *obj, const char *name,
> - const char *path, Error **errp)
> +Object *object_resolve_and_typecheck(const char *path,
> + const char *name,
As above.
> + const char *target_type, Error **errp)
next prev parent reply other threads:[~2026-03-06 11:11 UTC|newest]
Thread overview: 207+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-02-23 17:01 [PATCH 00/65] arm: Implement an emulation of GICv5 interrupt controller Peter Maydell
2026-02-23 17:01 ` [PATCH 01/65] hw/core: Permit devices to define an array of link properties Peter Maydell
2026-03-06 11:11 ` Jonathan Cameron via [this message]
2026-03-06 11:11 ` Jonathan Cameron via qemu development
2026-03-06 11:17 ` Peter Maydell
2026-03-21 15:42 ` Philippe Mathieu-Daudé
2026-03-23 13:26 ` Peter Maydell
2026-02-23 17:01 ` [PATCH 02/65] hw/intc: Skeleton of GICv5 IRS classes Peter Maydell
2026-03-06 11:15 ` Jonathan Cameron via
2026-03-06 11:15 ` Jonathan Cameron via qemu development
2026-02-23 17:01 ` [PATCH 03/65] hw/arm/Kconfig: select ARM_GICV5 for ARM_VIRT board Peter Maydell
2026-03-06 11:16 ` Jonathan Cameron via
2026-03-06 11:16 ` Jonathan Cameron via qemu development
2026-02-23 17:01 ` [PATCH 04/65] hw/intc/arm_gicv5: Implement skeleton code for IRS register frames Peter Maydell
2026-03-06 11:51 ` Jonathan Cameron via
2026-03-06 11:51 ` Jonathan Cameron via qemu development
2026-02-23 17:01 ` [PATCH 05/65] hw/intc/arm_gicv5: Add migration blocker Peter Maydell
2026-03-06 11:52 ` Jonathan Cameron via
2026-03-06 11:52 ` Jonathan Cameron via qemu development
2026-02-23 17:01 ` [PATCH 06/65] hw/intc/arm_gicv5: Create and validate QOM properties Peter Maydell
2026-03-06 12:07 ` Jonathan Cameron via
2026-03-06 12:07 ` Jonathan Cameron via qemu development
2026-02-23 17:01 ` [PATCH 07/65] hw/intc/arm_gicv5: Create inbound GPIO lines for SPIs Peter Maydell
2026-03-06 14:57 ` Jonathan Cameron via
2026-03-06 14:57 ` Jonathan Cameron via qemu development
2026-02-23 17:01 ` [PATCH 08/65] hw/intc/arm_gicv5: Define macros for config frame registers Peter Maydell
2026-03-06 15:53 ` Jonathan Cameron via
2026-03-06 15:53 ` Jonathan Cameron via qemu development
2026-02-23 17:01 ` [PATCH 09/65] hw/intc/arm_gicv5: Implement IRS ID regs Peter Maydell
2026-03-06 16:16 ` Jonathan Cameron via
2026-03-06 16:16 ` Jonathan Cameron via qemu development
2026-03-19 13:22 ` Peter Maydell
2026-02-23 17:01 ` [PATCH 10/65] hw/intc/arm_gicv5: Add link property for MemoryRegion for DMA Peter Maydell
2026-03-06 16:17 ` Jonathan Cameron via
2026-03-06 16:17 ` Jonathan Cameron via qemu development
2026-02-23 17:01 ` [PATCH 11/65] hw/intc/arm_gicv5: Implement gicv5_class_name() Peter Maydell
2026-03-06 17:00 ` Jonathan Cameron via
2026-03-06 17:00 ` Jonathan Cameron via qemu development
2026-02-23 17:01 ` [PATCH 12/65] hw/intc/arm_gicv5: Add defines for GICv5 architected PPIs Peter Maydell
2026-03-06 17:09 ` Jonathan Cameron via
2026-03-06 17:09 ` Jonathan Cameron via qemu development
2026-02-23 17:01 ` [PATCH 13/65] target/arm: GICv5 cpuif: Initial skeleton and GSB barrier insns Peter Maydell
2026-03-06 17:23 ` Jonathan Cameron via
2026-03-06 17:23 ` Jonathan Cameron via qemu development
2026-02-23 17:01 ` [PATCH 14/65] target/arm: Set up pointer to GICv5 in each CPU Peter Maydell
2026-03-06 17:29 ` Jonathan Cameron via
2026-03-06 17:29 ` Jonathan Cameron via qemu development
2026-02-23 17:01 ` [PATCH 15/65] hw/intc/arm_gicv5: Implement IRS_IST_{BASER, STATUSR, CFGR} Peter Maydell
2026-03-06 17:39 ` Jonathan Cameron via
2026-03-06 17:39 ` Jonathan Cameron via qemu development
2026-03-06 18:27 ` Peter Maydell
2026-02-23 17:01 ` [PATCH 16/65] hw/intc/arm_gicv5: Cache LPI IST config in a struct Peter Maydell
2026-03-06 17:46 ` Jonathan Cameron via
2026-03-06 17:46 ` Jonathan Cameron via qemu development
2026-02-23 17:01 ` [PATCH 17/65] hw/intc/arm_gicv5: Implement gicv5_set_priority() Peter Maydell
2026-03-06 18:02 ` Jonathan Cameron via
2026-03-06 18:02 ` Jonathan Cameron via qemu development
2026-02-23 17:01 ` [PATCH 18/65] target/arm: GICv5 cpuif: Implement the GIC CDPRI instruction Peter Maydell
2026-03-06 18:05 ` Jonathan Cameron via
2026-03-06 18:05 ` Jonathan Cameron via qemu development
2026-02-23 17:01 ` [PATCH 19/65] hw/intc/arm_gicv5: Implement IRS_MAP_L2_ISTR Peter Maydell
2026-03-06 18:10 ` Jonathan Cameron via
2026-03-06 18:10 ` Jonathan Cameron via qemu development
2026-03-06 18:21 ` Peter Maydell
2026-02-23 17:01 ` [PATCH 20/65] hw/intc/arm_gicv5: Implement remaining set-config functions Peter Maydell
2026-03-11 14:15 ` Jonathan Cameron via
2026-03-11 14:15 ` Jonathan Cameron via qemu development
2026-03-19 9:59 ` Peter Maydell
2026-02-23 17:01 ` [PATCH 21/65] target/arm: GICv5 cpuif: Implement GIC CD* insns for setting config Peter Maydell
2026-03-11 14:24 ` Jonathan Cameron via
2026-03-11 14:24 ` Jonathan Cameron via qemu development
2026-02-23 17:01 ` [PATCH 22/65] hw/intc/arm_gicv5: Create backing state for SPIs Peter Maydell
2026-03-11 14:30 ` Jonathan Cameron via
2026-03-11 14:30 ` Jonathan Cameron via qemu development
2026-02-23 17:01 ` [PATCH 23/65] hw/intc/arm_gicv5: Make gicv5_set_* update SPI state Peter Maydell
2026-03-11 14:35 ` Jonathan Cameron via
2026-03-11 14:35 ` Jonathan Cameron via qemu development
2026-02-23 17:01 ` [PATCH 24/65] hw/intc/arm_gicv5: Implement gicv5_request_config() Peter Maydell
2026-03-11 14:44 ` Jonathan Cameron via
2026-03-11 14:44 ` Jonathan Cameron via qemu development
2026-02-23 17:01 ` [PATCH 25/65] target/arm: GICv5 cpuif: Implement GIC CDRCFG and ICC_ICSR_EL1 Peter Maydell
2026-03-11 14:51 ` Jonathan Cameron via
2026-03-11 14:51 ` Jonathan Cameron via qemu development
2026-02-23 17:01 ` [PATCH 26/65] hw/intc/arm_gicv5: Implement IRS_SPI_{SELR, STATUSR, CFGR, DOMAINR} Peter Maydell
2026-03-11 15:01 ` Jonathan Cameron via
2026-03-11 15:01 ` Jonathan Cameron via qemu development
2026-02-23 17:01 ` [PATCH 27/65] hw/intc/arm_gicv5: Update SPI state for CLEAR/SET events Peter Maydell
2026-03-11 15:23 ` Jonathan Cameron via
2026-03-11 15:23 ` Jonathan Cameron via qemu development
2026-02-23 17:01 ` [PATCH 28/65] hw/intc/arm_gicv5: Implement IRS_CR0 and IRS_CR1 Peter Maydell
2026-03-11 15:28 ` Jonathan Cameron via
2026-03-11 15:28 ` Jonathan Cameron via qemu development
2026-02-23 17:01 ` [PATCH 29/65] hw/intc/arm_gicv5: Implement IRS_SYNCR and IRS_SYNC_STATUSR Peter Maydell
2026-03-11 15:29 ` Jonathan Cameron via
2026-03-11 15:29 ` Jonathan Cameron via qemu development
2026-02-23 17:01 ` [PATCH 30/65] hw/intc/arm_gicv5: Implement IRS_PE_{CR0,SELR,STATUSR} Peter Maydell
2026-03-11 15:31 ` Jonathan Cameron via
2026-03-11 15:31 ` Jonathan Cameron via qemu development
2026-02-23 17:01 ` [PATCH 31/65] hw/intc/arm_gicv5: Implement CoreSight ID registers Peter Maydell
2026-02-23 17:01 ` [PATCH 32/65] hw/intc/arm_gicv5: Cache pending LPIs in a hash table Peter Maydell
2026-03-11 15:46 ` Jonathan Cameron via
2026-03-11 15:46 ` Jonathan Cameron via qemu development
2026-03-19 10:11 ` Peter Maydell
2026-02-23 17:01 ` [PATCH 33/65] target/arm: GICv5 cpuif: Implement ICC_IAFFIDR_EL1 Peter Maydell
2026-03-11 15:48 ` Jonathan Cameron via
2026-03-11 15:48 ` Jonathan Cameron via qemu development
2026-02-23 17:01 ` [PATCH 34/65] target/arm: GICv5 cpuif: Implement ICC_IDR0_EL1 Peter Maydell
2026-03-11 15:50 ` Jonathan Cameron via
2026-03-11 15:50 ` Jonathan Cameron via qemu development
2026-02-23 17:01 ` [PATCH 35/65] target/arm: GICv5 cpuif: Implement GICv5 PPI active set/clear registers Peter Maydell
2026-03-11 16:26 ` Jonathan Cameron via
2026-03-11 16:26 ` Jonathan Cameron via qemu development
2026-02-23 17:01 ` [PATCH 36/65] target/arm: GICv5 cpuif: Implement PPI handling mode register Peter Maydell
2026-03-11 16:29 ` Jonathan Cameron via
2026-03-11 16:29 ` Jonathan Cameron via qemu development
2026-02-23 17:01 ` [PATCH 37/65] target/arm: GICv5 cpuif: Implement PPI pending status registers Peter Maydell
2026-03-11 16:31 ` Jonathan Cameron via
2026-03-11 16:31 ` Jonathan Cameron via qemu development
2026-02-23 17:01 ` [PATCH 38/65] target/arm: GICv5 cpuif: Implement PPI enable register Peter Maydell
2026-03-11 16:32 ` Jonathan Cameron via
2026-03-11 16:32 ` Jonathan Cameron via qemu development
2026-02-23 17:01 ` [PATCH 39/65] target/arm: GICv5 cpuif: Implement PPI priority registers Peter Maydell
2026-03-11 16:34 ` Jonathan Cameron via
2026-03-11 16:34 ` Jonathan Cameron via qemu development
2026-02-23 17:01 ` [PATCH 40/65] target/arm: GICv5 cpuif: Implement ICC_APR_EL1 and ICC_HAPR_EL1 Peter Maydell
2026-03-11 16:41 ` Jonathan Cameron via
2026-03-11 16:41 ` Jonathan Cameron via qemu development
2026-02-23 17:01 ` [PATCH 41/65] target/arm: GICv5 cpuif: Calculate the highest priority PPI Peter Maydell
2026-03-11 16:51 ` Jonathan Cameron via
2026-03-11 16:51 ` Jonathan Cameron via qemu development
2026-03-11 17:08 ` Peter Maydell
2026-03-11 17:39 ` Jonathan Cameron via
2026-03-11 17:39 ` Jonathan Cameron via qemu development
2026-02-23 17:01 ` [PATCH 42/65] hw/intc/arm_gicv5: Calculate HPPI in the IRS Peter Maydell
2026-03-11 16:59 ` Jonathan Cameron via
2026-03-11 16:59 ` Jonathan Cameron via qemu development
2026-02-23 17:01 ` [PATCH 43/65] target/arm: GICv5 cpuif: Implement ICC_CR0_EL1 Peter Maydell
2026-03-11 17:01 ` Jonathan Cameron via
2026-03-11 17:01 ` Jonathan Cameron via qemu development
2026-02-23 17:01 ` [PATCH 44/65] target/arm: GICv5 cpuif: Implement ICC_PCR_EL1 Peter Maydell
2026-03-11 17:04 ` Jonathan Cameron via
2026-03-11 17:04 ` Jonathan Cameron via qemu development
2026-02-23 17:01 ` [PATCH 45/65] target/arm: GICv5 cpuif: Implement ICC_HPPIR_EL1 Peter Maydell
2026-03-11 17:14 ` Jonathan Cameron via
2026-03-11 17:14 ` Jonathan Cameron via qemu development
2026-02-23 17:01 ` [PATCH 46/65] hw/intc/arm_gicv5: Implement Activate command Peter Maydell
2026-03-11 17:22 ` Jonathan Cameron via
2026-03-11 17:22 ` Jonathan Cameron via qemu development
2026-02-23 17:01 ` [PATCH 47/65] target/arm: GICv5 cpuif: Implement GICR CDIA command Peter Maydell
2026-03-11 17:28 ` Jonathan Cameron via
2026-03-11 17:28 ` Jonathan Cameron via qemu development
2026-02-23 17:01 ` [PATCH 48/65] target/arm: GICv5 cpuif: Implement GIC CDEOI Peter Maydell
2026-03-11 17:32 ` Jonathan Cameron via
2026-03-11 17:32 ` Jonathan Cameron via qemu development
2026-02-23 17:01 ` [PATCH 49/65] hw/intc/arm_gicv5: Implement Deactivate command Peter Maydell
2026-03-11 17:34 ` Jonathan Cameron via
2026-03-11 17:34 ` Jonathan Cameron via qemu development
2026-02-23 17:01 ` [PATCH 50/65] target/arm: GICv5 cpuif: Implement GIC CDDI Peter Maydell
2026-03-11 17:35 ` Jonathan Cameron via
2026-03-11 17:35 ` Jonathan Cameron via qemu development
2026-02-23 17:01 ` [PATCH 51/65] target/arm: GICv5 cpuif: Signal IRQ or FIQ Peter Maydell
2026-03-11 17:43 ` Jonathan Cameron via
2026-03-11 17:43 ` Jonathan Cameron via qemu development
2026-02-23 17:01 ` [PATCH 52/65] target/arm: Connect internal interrupt sources up as GICv5 PPIs Peter Maydell
2026-03-11 17:48 ` Jonathan Cameron via
2026-03-11 17:48 ` Jonathan Cameron via qemu development
2026-02-23 17:02 ` [PATCH 53/65] target/arm: Add has_gcie property to enable FEAT_GCIE Peter Maydell
2026-03-11 17:51 ` Jonathan Cameron via
2026-03-11 17:51 ` Jonathan Cameron via qemu development
2026-02-23 17:02 ` [PATCH 54/65] hw/intc/arm_gicv3_cpuif: Don't allow GICv3 if CPU has GICv5 cpuif Peter Maydell
2026-03-11 17:52 ` Jonathan Cameron via
2026-03-11 17:52 ` Jonathan Cameron via qemu development
2026-02-23 17:02 ` [PATCH 55/65] hw/arm/virt: Update error message for bad gic-version option Peter Maydell
2026-03-11 17:54 ` Jonathan Cameron via
2026-03-11 17:54 ` Jonathan Cameron via qemu development
2026-03-12 9:12 ` Peter Maydell
2026-02-23 17:02 ` [PATCH 56/65] hw/arm/virt: Remember CPU phandles rather than looking them up by name Peter Maydell
2026-03-11 17:56 ` Jonathan Cameron via
2026-03-11 17:56 ` Jonathan Cameron via qemu development
2026-02-23 17:02 ` [PATCH 57/65] hw/arm/virt: Move MSI controller creation out of create_gic() Peter Maydell
2026-03-11 17:57 ` Jonathan Cameron via
2026-03-11 17:57 ` Jonathan Cameron via qemu development
2026-02-23 17:02 ` [PATCH 58/65] hw/arm/virt: Pull "wire CPU interrupts" " Peter Maydell
2026-03-11 18:01 ` Jonathan Cameron via
2026-03-11 18:01 ` Jonathan Cameron via qemu development
2026-02-23 17:02 ` [PATCH 59/65] hw/arm/virt: Split GICv2 and GICv3/4 creation Peter Maydell
2026-03-12 13:59 ` Jonathan Cameron via
2026-03-12 13:59 ` Jonathan Cameron via qemu development
2026-02-23 17:02 ` [PATCH 60/65] hw/arm/virt: Create and connect GICv5 Peter Maydell
2026-03-12 14:06 ` Jonathan Cameron via
2026-03-12 14:06 ` Jonathan Cameron via qemu development
2026-02-23 17:02 ` [PATCH 61/65] hw/arm/virt: Advertise GICv5 in the DTB Peter Maydell
2026-03-12 14:23 ` Jonathan Cameron via
2026-03-12 14:23 ` Jonathan Cameron via qemu development
2026-02-23 17:02 ` [PATCH 62/65] hw/arm/virt: Handle GICv5 in interrupt bindings for PPIs Peter Maydell
2026-03-12 14:28 ` Jonathan Cameron via
2026-03-12 14:28 ` Jonathan Cameron via qemu development
2026-02-23 17:02 ` [PATCH 63/65] hw/arm/virt: Use correct interrupt type for GICv5 SPIs in the DTB Peter Maydell
2026-03-12 14:29 ` Jonathan Cameron via
2026-03-12 14:29 ` Jonathan Cameron via qemu development
2026-02-23 17:02 ` [PATCH 64/65] hw/arm/virt: Enable GICv5 CPU interface when using GICv5 Peter Maydell
2026-03-12 14:32 ` Jonathan Cameron via
2026-03-12 14:32 ` Jonathan Cameron via qemu development
2026-02-23 17:02 ` [PATCH 65/65] hw/arm/virt: Allow user to select GICv5 Peter Maydell
2026-03-12 14:36 ` Jonathan Cameron via
2026-03-12 14:36 ` Jonathan Cameron via qemu development
2026-02-23 17:24 ` [PATCH 00/65] arm: Implement an emulation of GICv5 interrupt controller Peter Maydell
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20260306111106.0000023a@huawei.com \
--to=qemu-arm@nongnu.org \
--cc=jonathan.cameron@huawei.com \
--cc=peter.maydell@linaro.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.