From: Mohamed Mediouni <mohamed@unpredictable.fr>
To: qemu-devel@nongnu.org
Cc: Mohamed Mediouni <mohamed@unpredictable.fr>,
Zhao Liu <zhao1.liu@intel.com>,
Paolo Bonzini <pbonzini@redhat.com>,
Pedro Barbuda <pbarbuda@microsoft.com>
Subject: [PATCH v2 08/10] whpx: i386: one more CPUID
Date: Wed, 15 Apr 2026 15:29:24 +0200 [thread overview]
Message-ID: <20260415132926.58878-9-mohamed@unpredictable.fr> (raw)
In-Reply-To: <20260415132926.58878-1-mohamed@unpredictable.fr>
Trap cpuid_0xb as it has x2APIC topology information.
Signed-off-by: Mohamed Mediouni <mohamed@unpredictable.fr>
---
target/i386/whpx/whpx-all.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/target/i386/whpx/whpx-all.c b/target/i386/whpx/whpx-all.c
index 0b89fe093f..9442c240b8 100644
--- a/target/i386/whpx/whpx-all.c
+++ b/target/i386/whpx/whpx-all.c
@@ -2527,7 +2527,7 @@ int whpx_accel_init(AccelState *as, MachineState *ms)
WHV_PROCESSOR_FEATURES_BANKS processor_features;
WHV_PROCESSOR_PERFMON_FEATURES perfmon_features;
- UINT32 cpuidExitList[] = {0x0, 0x1, 0x6, 0x7, 0x14, 0x24, 0x29, 0x1E,
+ UINT32 cpuidExitList[] = {0x0, 0x1, 0x6, 0x7, 0xb, 0x14, 0x24, 0x29, 0x1E,
0x40000000, 0x40000001, 0x40000010, 0x80000000, 0x80000001,
0x80000002, 0x80000003, 0x80000004, 0x80000007, 0x80000008,
0x8000000A, 0x80000021, 0x80000022, 0xC0000000, 0xC0000001};
--
2.50.1 (Apple Git-155)
next prev parent reply other threads:[~2026-04-15 13:31 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-04-15 13:29 [PATCH v2 00/10] whpx: i386: Some more changes Mohamed Mediouni
2026-04-15 13:29 ` [PATCH v2 01/10] whpx: i386: set apicbase value only on success Mohamed Mediouni
2026-04-15 13:29 ` [PATCH v2 02/10] whpx: i386: unknown MSR configurability Mohamed Mediouni
2026-04-15 13:29 ` [PATCH v2 03/10] whpx: i386: enable GuestIdleReg enlightenment Mohamed Mediouni
2026-04-15 13:29 ` [PATCH v2 04/10] whpx: i386: tighten APIC base validity check Mohamed Mediouni
2026-04-15 13:29 ` [PATCH v2 05/10] whpx: i386: ignore vpassist when kernel-irqchip=off Mohamed Mediouni
2026-04-15 13:29 ` [PATCH v2 06/10] target: i386: HLT type that ignores EFLAGS.IF Mohamed Mediouni
2026-04-15 13:29 ` [PATCH v2 07/10] whpx: i386: add HV_X64_MSR_GUEST_IDLE when !kernel-irqchip Mohamed Mediouni
2026-04-15 13:29 ` Mohamed Mediouni [this message]
2026-04-15 13:29 ` [PATCH v2 09/10] whpx: i386: some x2APIC awareness Mohamed Mediouni
2026-04-15 13:29 ` [PATCH v2 10/10] whpx: i386: set WHvX64RegisterInitialApicId Mohamed Mediouni
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20260415132926.58878-9-mohamed@unpredictable.fr \
--to=mohamed@unpredictable.fr \
--cc=pbarbuda@microsoft.com \
--cc=pbonzini@redhat.com \
--cc=qemu-devel@nongnu.org \
--cc=zhao1.liu@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.