From: Chen Huei Lok <chen.huei.lok@altera.com>
To: u-boot@lists.denx.de
Cc: Tien Fong Chee <tien.fong.chee@altera.com>,
Tom Rini <trini@konsulko.com>, Marek Vasut <marex@denx.de>,
Simon Goldschmidt <simon.k.r.goldschmidt@gmail.com>,
Chen Huei Lok <chen.huei.lok@altera.com>,
Alif Zakuan Yuslaimi <alif.zakuan.yuslaimi@altera.com>,
Dinesh Maniyam <dinesh.maniyam@altera.com>,
Boon Khai Ng <boon.khai.ng@altera.com>,
Kok Kiang Hea <kok.kiang.hea@altera.com>
Subject: [PATCH v2 7/8] arch: arm: dts: n5x: switch to using upstream Linux DT config
Date: Tue, 28 Apr 2026 15:00:16 +0800 [thread overview]
Message-ID: <20260428070017.16807-8-chen.huei.lok@altera.com> (raw)
In-Reply-To: <20260428070017.16807-1-chen.huei.lok@altera.com>
Migrate the legacy n5x platform to use the upstream Linux device tree
configuration. This helps reduce maintenance overhead and aligns U-Boot
with the Linux kernel's DTS hierarchy and naming conventions.
This change improves consistency between U-Boot and Linux by removing
custom/legacy DTS handling and instead relying on the standardized
definitions provided by the upstream Linux DTS.
Signed-off-by: Chen Huei Lok <chen.huei.lok@altera.com>
---
arch/arm/dts/Makefile | 1 -
arch/arm/dts/socfpga_n5x-u-boot.dtsi | 17 +++++++++++++++--
arch/arm/dts/socfpga_n5x_socdk-u-boot.dtsi | 13 ++++++-------
configs/socfpga_n5x_defconfig | 3 ++-
4 files changed, 23 insertions(+), 11 deletions(-)
diff --git a/arch/arm/dts/Makefile b/arch/arm/dts/Makefile
index e79cfb4b633..86c6b4f465e 100644
--- a/arch/arm/dts/Makefile
+++ b/arch/arm/dts/Makefile
@@ -460,7 +460,6 @@ dtb-$(CONFIG_ARCH_SOCFPGA) += \
socfpga_cyclone5_vining_fpga.dtb \
socfpga_cyclone5_ac501soc.dtb \
socfpga_cyclone5_ac550soc.dtb \
- socfpga_n5x_socdk.dtb \
socfpga_stratix10_socdk.dtb
dtb-$(CONFIG_TARGET_DRA7XX_EVM) += dra72-evm.dtb dra7-evm.dtb \
diff --git a/arch/arm/dts/socfpga_n5x-u-boot.dtsi b/arch/arm/dts/socfpga_n5x-u-boot.dtsi
index dbfd2abfd59..16b92ef48f4 100644
--- a/arch/arm/dts/socfpga_n5x-u-boot.dtsi
+++ b/arch/arm/dts/socfpga_n5x-u-boot.dtsi
@@ -10,7 +10,13 @@
#include <dt-bindings/clock/n5x-clock.h>
/{
- memory {
+ aliases {
+ spi0 = &qspi;
+ i2c0 = &i2c1;
+ };
+
+ memory@0 {
+ device_type = "memory";
#address-cells = <2>;
#size-cells = <2>;
bootph-all;
@@ -121,6 +127,14 @@
&qspi {
bootph-all;
+ compatible = "cdns,qspi-nor";
+ flash0: flash@0 {
+ };
+};
+
+&flash0 {
+ #address-cells = <1>;
+ #size-cells = <1>;
};
&rst {
@@ -200,7 +214,6 @@
&usb0 {
clocks = <&clkmgr N5X_USB_CLK>;
- disable-over-current;
bootph-all;
};
diff --git a/arch/arm/dts/socfpga_n5x_socdk-u-boot.dtsi b/arch/arm/dts/socfpga_n5x_socdk-u-boot.dtsi
index 1f7e31bcae3..1bed87c1231 100644
--- a/arch/arm/dts/socfpga_n5x_socdk-u-boot.dtsi
+++ b/arch/arm/dts/socfpga_n5x_socdk-u-boot.dtsi
@@ -8,12 +8,11 @@
#include "socfpga_n5x-u-boot.dtsi"
/{
- aliases {
- spi0 = &qspi;
- i2c0 = &i2c1;
+ chosen {
+ u-boot,spl-boot-order = &mmc;
};
- memory {
+ memory@0 {
/*
* Memory type: DDR4 (non-interleaving mode)
* 16GB
@@ -38,10 +37,10 @@
};
&flash0 {
- compatible = "jedec,spi-nor";
- spi-tx-bus-width = <4>;
- spi-rx-bus-width = <4>;
bootph-all;
+ cdns,page-size = <256>;
+ cdns,block-size = <16>;
+ /delete-property/ cdns,read-delay;
};
&gmac0 {
diff --git a/configs/socfpga_n5x_defconfig b/configs/socfpga_n5x_defconfig
index 17dc55aa41a..8ad6316bce4 100644
--- a/configs/socfpga_n5x_defconfig
+++ b/configs/socfpga_n5x_defconfig
@@ -10,7 +10,8 @@ CONFIG_SF_DEFAULT_MODE=0x2003
CONFIG_ENV_SIZE=0x1000
CONFIG_ENV_OFFSET=0x200
CONFIG_DM_GPIO=y
-CONFIG_DEFAULT_DEVICE_TREE="socfpga_n5x_socdk"
+CONFIG_DEFAULT_DEVICE_TREE="intel/socfpga_n5x_socdk"
+CONFIG_OF_UPSTREAM=y
CONFIG_DM_RESET=y
CONFIG_SPL_STACK=0xffe3f000
CONFIG_SPL_TEXT_BASE=0xFFE00000
--
2.43.7
next prev parent reply other threads:[~2026-04-28 7:40 UTC|newest]
Thread overview: 13+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-04-28 7:00 [PATCH v2 0/8] socfpga: n5x: Update Boot Support for N5X Chen Huei Lok
2026-04-28 7:00 ` [PATCH v2 1/8] configs: socfpga: n5x: replace defconfig with ATF variant and simplify VAB Chen Huei Lok
2026-04-28 7:00 ` [PATCH v2 2/8] arm: dts: socfpga: n5x: enable DT register settings and update GMAC nodes Chen Huei Lok
2026-04-28 7:00 ` [PATCH v2 3/8] configs: socfpga: n5x: enable CMD_MTD and SPL SDRAM support Chen Huei Lok
2026-05-14 3:00 ` Chee, Tien Fong
2026-04-28 7:00 ` [PATCH v2 4/8] configs: socfpga: n5x: enable required configs for DDR retention Chen Huei Lok
2026-05-14 3:22 ` Chee, Tien Fong
2026-04-28 7:00 ` [PATCH v2 5/8] configs: socfpga: n5x: enable ISSI QSPI Chen Huei Lok
2026-04-28 7:00 ` [PATCH v2 6/8] arm: socfpga: n5x: switch firewall setup to driver model Chen Huei Lok
2026-05-14 3:36 ` Chee, Tien Fong
2026-04-28 7:00 ` Chen Huei Lok [this message]
2026-04-28 7:00 ` [PATCH v2 8/8] arm: socfpga: n5x: update SPL data save and restore implementation Chen Huei Lok
-- strict thread matches above, loose matches on Subject: below --
2026-04-28 6:49 [PATCH v2 0/8] socfpga: n5x: Update Boot Support for N5X Chen Huei Lok
2026-04-28 6:49 ` [PATCH v2 7/8] arch: arm: dts: n5x: switch to using upstream Linux DT config Chen Huei Lok
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20260428070017.16807-8-chen.huei.lok@altera.com \
--to=chen.huei.lok@altera.com \
--cc=alif.zakuan.yuslaimi@altera.com \
--cc=boon.khai.ng@altera.com \
--cc=dinesh.maniyam@altera.com \
--cc=kok.kiang.hea@altera.com \
--cc=marex@denx.de \
--cc=simon.k.r.goldschmidt@gmail.com \
--cc=tien.fong.chee@altera.com \
--cc=trini@konsulko.com \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.