All of lore.kernel.org
 help / color / mirror / Atom feed
From: sashiko-bot@kernel.org
To: "Stefano Radaelli" <stefano.radaelli21@gmail.com>
Cc: conor+dt@kernel.org, devicetree@vger.kernel.org, robh@kernel.org
Subject: Re: [PATCH v3 2/3] arm64: dts: ti: Add support for Variscite VAR-SOM-AM62
Date: Fri, 10 Jul 2026 17:55:36 +0000	[thread overview]
Message-ID: <20260710175537.112AA1F000E9@smtp.kernel.org> (raw)
In-Reply-To: <ed1d477de1855fa8de3d88a491aa489a3bdbb7f7.1783689915.git.stefano.r@variscite.com>

Thank you for your contribution! Sashiko AI review found 1 potential issue(s) to consider:
- [Medium] The `main_i2c3` interface is enabled by default in the SOM device tree without any attached SOM-specific child peripherals, contradicting the commit message's design rule.
--

--- Patch [2]: [PATCH v3 2/3] arm64: dts: ti: Add support for Variscite VAR-SOM-AM62 ---
commit b50e7e0d210badd0bd12a9c466cdaf9cdf2bfcaf
Author: Stefano Radaelli <stefano.r@variscite.com>

arm64: dts: ti: Add support for Variscite VAR-SOM-AM62

Add device tree support for the Variscite VAR-SOM-AM62 system on module.
This SOM is designed to be used with various carrier boards.

Link: https://variscite.com/system-on-module-som/ti-sitara-am62x/var-som-am62/

> diff --git a/arch/arm64/boot/dts/ti/k3-am625-var-som.dtsi b/arch/arm64/boot/dts/ti/k3-am625-var-som.dtsi
> new file mode 100644
> index 0000000000000..c2daa56c35e17
> --- /dev/null
> +++ b/arch/arm64/boot/dts/ti/k3-am625-var-som.dtsi

[ ... ]

> +&main_i2c3 {
> +	pinctrl-names = "default";
> +	pinctrl-0 = <&pinctrl_i2c3>;
> +	clock-frequency = <400000>;
> +	status = "okay";
> +};
> +

[Severity: Medium]
The commit message states: "Only SOM-specific peripherals are enabled by
default. Carrier board specific interfaces are left disabled to be enabled in
the respective carrier board device trees."

However, main_i2c3 is enabled here with no SOM-specific child peripherals
attached. Should this interface be left disabled by default to allow carrier
boards to use these pins (e.g., for UART0 CTS/RTS) without having to explicitly
disable main_i2c3 first?

-- 
Sashiko AI review · https://sashiko.dev/#/patchset/cover.1783689915.git.stefano.r@variscite.com?part=2

  reply	other threads:[~2026-07-10 17:55 UTC|newest]

Thread overview: 8+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2026-07-10 17:43 [PATCH v3 0/3] Add support for Variscite VAR-SOM-AM62 and Symphony board Stefano Radaelli
2026-07-10 17:43 ` [PATCH v3 1/3] dt-bindings: arm: ti: Add bindings for Variscite VAR-SOM-AM62 Stefano Radaelli
2026-07-10 21:41   ` Rob Herring
2026-07-12 13:58     ` Stefano Radaelli
2026-07-10 17:43 ` [PATCH v3 2/3] arm64: dts: ti: Add support " Stefano Radaelli
2026-07-10 17:55   ` sashiko-bot [this message]
2026-07-10 17:43 ` [PATCH v3 3/3] arm64: dts: ti: var-som-am62: Add support for Variscite Symphony Board Stefano Radaelli
2026-07-10 17:50   ` sashiko-bot

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20260710175537.112AA1F000E9@smtp.kernel.org \
    --to=sashiko-bot@kernel.org \
    --cc=conor+dt@kernel.org \
    --cc=devicetree@vger.kernel.org \
    --cc=robh@kernel.org \
    --cc=sashiko-reviews@lists.linux.dev \
    --cc=stefano.radaelli21@gmail.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.