From: sashiko-bot@kernel.org
To: "Louis-Alexis Eyraud" <louisalexis.eyraud@collabora.com>
Cc: conor+dt@kernel.org, olteanv@gmail.com,
neil.armstrong@linaro.org, devicetree@vger.kernel.org,
linux-scsi@vger.kernel.org, vkoul@kernel.org, robh@kernel.org,
linux-phy@lists.infradead.org
Subject: Re: [PATCH v10 18/26] scsi: ufs: mediatek: Don't acquire dvfsrc-vcore twice
Date: Thu, 30 Jul 2026 10:41:24 +0000 [thread overview]
Message-ID: <20260730104124.C606C1F000E9@smtp.kernel.org> (raw)
In-Reply-To: <20260730-mt8196-ufs-v10-18-bc5ecef202dc@collabora.com>
Thank you for your contribution! Sashiko AI review found 1 potential issue(s) to consider:
- [High] Consolidating `dvfsrc-vcore` into a single shared regulator handle prevents the regulator core from aggregating voltage constraints, causing independent features to overwrite each other's voltage requests and leading to hardware undervoltage.
--
--- Patch [18]: [PATCH v10 18/26] scsi: ufs: mediatek: Don't acquire dvfsrc-vcore twice ---
commit f445ade145082cbe60e3dee2e8a70aa32aec9d9b
Author: Nicolas Frattaroli <nicolas.frattaroli@collabora.com>
scsi: ufs: mediatek: Don't acquire dvfsrc-vcore twice
This patch consolidates the dvfsrc-vcore regulator into a single shared
handle on the host structure, rather than acquiring two separate references.
> diff --git a/drivers/ufs/host/ufs-mediatek.c b/drivers/ufs/host/ufs-mediatek.c
> index 0821de5b8a8fc..8214cf0b3a169 100644
> --- a/drivers/ufs/host/ufs-mediatek.c
> +++ b/drivers/ufs/host/ufs-mediatek.c
[ ... ]
> @@ -2005,7 +1998,7 @@ static void _ufs_mtk_clk_scale(struct ufs_hba *hba, bool scale_up)
> }
>
> if (clk_bind_vcore) {
> - ret = regulator_set_voltage(reg, 0, INT_MAX);
> + ret = regulator_set_voltage(host->reg_vcore, 0, INT_MAX);
[Severity: High]
Will consolidating to a single host->reg_vcore handle prevent the regulator
core from properly aggregating voltage constraints?
During a clock scale-down, ufs_mtk_clk_scale_notify() runs _ufs_mtk_clk_scale()
with scale_up = false during the pre-change notification phase. Since
host->reg_vcore is now a single shared consumer handle, calling
regulator_set_voltage() with 0V here will immediately drop the physical
voltage constraint.
However, the crypto boost clock isn't downclocked until the post-change
notification phase calls ufs_mtk_boost_crypt(). Can this violate DVFS
constraints and cause a hardware undervoltage by dropping the voltage while
the crypto clock is still running at high frequency?
It appears the regulator core relies on separate consumer handles to aggregate
maximum voltage requests across independent features like clock scaling and
crypto boost, which might explain why two separate references were originally
used.
> if (ret) {
> dev_err(hba->dev, "%s: Failed to set vcore to minimum: %pe\n",
> __func__, ERR_PTR(ret));
--
Sashiko AI review · https://sashiko.dev/#/patchset/20260730-mt8196-ufs-v10-0-bc5ecef202dc@collabora.com?part=18
--
linux-phy mailing list
linux-phy@lists.infradead.org
https://lists.infradead.org/mailman/listinfo/linux-phy
WARNING: multiple messages have this Message-ID (diff)
From: sashiko-bot@kernel.org
To: "Louis-Alexis Eyraud" <louisalexis.eyraud@collabora.com>
Cc: conor+dt@kernel.org, olteanv@gmail.com,
neil.armstrong@linaro.org, devicetree@vger.kernel.org,
linux-scsi@vger.kernel.org, vkoul@kernel.org, robh@kernel.org,
linux-phy@lists.infradead.org
Subject: Re: [PATCH v10 18/26] scsi: ufs: mediatek: Don't acquire dvfsrc-vcore twice
Date: Thu, 30 Jul 2026 10:41:24 +0000 [thread overview]
Message-ID: <20260730104124.C606C1F000E9@smtp.kernel.org> (raw)
In-Reply-To: <20260730-mt8196-ufs-v10-18-bc5ecef202dc@collabora.com>
Thank you for your contribution! Sashiko AI review found 1 potential issue(s) to consider:
- [High] Consolidating `dvfsrc-vcore` into a single shared regulator handle prevents the regulator core from aggregating voltage constraints, causing independent features to overwrite each other's voltage requests and leading to hardware undervoltage.
--
--- Patch [18]: [PATCH v10 18/26] scsi: ufs: mediatek: Don't acquire dvfsrc-vcore twice ---
commit f445ade145082cbe60e3dee2e8a70aa32aec9d9b
Author: Nicolas Frattaroli <nicolas.frattaroli@collabora.com>
scsi: ufs: mediatek: Don't acquire dvfsrc-vcore twice
This patch consolidates the dvfsrc-vcore regulator into a single shared
handle on the host structure, rather than acquiring two separate references.
> diff --git a/drivers/ufs/host/ufs-mediatek.c b/drivers/ufs/host/ufs-mediatek.c
> index 0821de5b8a8fc..8214cf0b3a169 100644
> --- a/drivers/ufs/host/ufs-mediatek.c
> +++ b/drivers/ufs/host/ufs-mediatek.c
[ ... ]
> @@ -2005,7 +1998,7 @@ static void _ufs_mtk_clk_scale(struct ufs_hba *hba, bool scale_up)
> }
>
> if (clk_bind_vcore) {
> - ret = regulator_set_voltage(reg, 0, INT_MAX);
> + ret = regulator_set_voltage(host->reg_vcore, 0, INT_MAX);
[Severity: High]
Will consolidating to a single host->reg_vcore handle prevent the regulator
core from properly aggregating voltage constraints?
During a clock scale-down, ufs_mtk_clk_scale_notify() runs _ufs_mtk_clk_scale()
with scale_up = false during the pre-change notification phase. Since
host->reg_vcore is now a single shared consumer handle, calling
regulator_set_voltage() with 0V here will immediately drop the physical
voltage constraint.
However, the crypto boost clock isn't downclocked until the post-change
notification phase calls ufs_mtk_boost_crypt(). Can this violate DVFS
constraints and cause a hardware undervoltage by dropping the voltage while
the crypto clock is still running at high frequency?
It appears the regulator core relies on separate consumer handles to aggregate
maximum voltage requests across independent features like clock scaling and
crypto boost, which might explain why two separate references were originally
used.
> if (ret) {
> dev_err(hba->dev, "%s: Failed to set vcore to minimum: %pe\n",
> __func__, ERR_PTR(ret));
--
Sashiko AI review · https://sashiko.dev/#/patchset/20260730-mt8196-ufs-v10-0-bc5ecef202dc@collabora.com?part=18
next prev parent reply other threads:[~2026-07-30 10:41 UTC|newest]
Thread overview: 84+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-07-30 9:48 [PATCH v10 00/26] MediaTek UFS Cleanup and MT8196 Enablement Louis-Alexis Eyraud
2026-07-30 9:48 ` Louis-Alexis Eyraud
2026-07-30 9:48 ` [PATCH v10 01/26] dt-bindings: phy: Add mediatek,mt8196-ufsphy variant Louis-Alexis Eyraud
2026-07-30 9:48 ` Louis-Alexis Eyraud
2026-07-30 9:48 ` [PATCH v10 02/26] dt-bindings: ufs: mediatek,ufs: Complete the binding Louis-Alexis Eyraud
2026-07-30 9:48 ` Louis-Alexis Eyraud
2026-07-30 9:57 ` sashiko-bot
2026-07-30 9:57 ` sashiko-bot
2026-07-30 9:48 ` [PATCH v10 03/26] dt-bindings: ufs: mediatek,ufs: Add mt8196 variant Louis-Alexis Eyraud
2026-07-30 9:48 ` Louis-Alexis Eyraud
2026-07-30 9:59 ` sashiko-bot
2026-07-30 9:59 ` sashiko-bot
2026-07-30 9:49 ` [PATCH v10 04/26] scsi: ufs: mediatek: Move MTK_SIP_UFS_CONTROL to mtk_sip_svc.h Louis-Alexis Eyraud
2026-07-30 9:49 ` Louis-Alexis Eyraud
2026-07-30 9:49 ` [PATCH v10 05/26] phy: mediatek: ufs: Add support for resets Louis-Alexis Eyraud
2026-07-30 9:49 ` Louis-Alexis Eyraud
2026-07-30 9:49 ` [PATCH v10 06/26] scsi: ufs: mediatek: Rework resets Louis-Alexis Eyraud
2026-07-30 9:49 ` Louis-Alexis Eyraud
2026-07-30 10:29 ` sashiko-bot
2026-07-30 10:29 ` sashiko-bot
2026-07-30 9:49 ` [PATCH v10 07/26] scsi: ufs: mediatek: Rework 0.9V regulator Louis-Alexis Eyraud
2026-07-30 9:49 ` Louis-Alexis Eyraud
2026-07-30 10:13 ` sashiko-bot
2026-07-30 10:13 ` sashiko-bot
2026-07-30 9:49 ` [PATCH v10 08/26] scsi: ufs: mediatek: Rework init function Louis-Alexis Eyraud
2026-07-30 9:49 ` Louis-Alexis Eyraud
2026-07-30 10:07 ` sashiko-bot
2026-07-30 10:07 ` sashiko-bot
2026-07-30 9:49 ` [PATCH v10 09/26] scsi: ufs: mediatek: Rework the crypt-boost stuff Louis-Alexis Eyraud
2026-07-30 9:49 ` Louis-Alexis Eyraud
2026-07-30 10:16 ` sashiko-bot
2026-07-30 10:16 ` sashiko-bot
2026-07-30 9:49 ` [PATCH v10 10/26] scsi: ufs: mediatek: Handle misc host voltage regulators Louis-Alexis Eyraud
2026-07-30 9:49 ` Louis-Alexis Eyraud
2026-07-30 10:29 ` sashiko-bot
2026-07-30 10:29 ` sashiko-bot
2026-07-30 9:49 ` [PATCH v10 11/26] scsi: ufs: mediatek: Remove undocumented downstream reset cruft Louis-Alexis Eyraud
2026-07-30 9:49 ` Louis-Alexis Eyraud
2026-07-30 10:23 ` sashiko-bot
2026-07-30 10:23 ` sashiko-bot
2026-07-30 9:49 ` [PATCH v10 12/26] scsi: ufs: mediatek: Remove vendor kernel quirks cruft Louis-Alexis Eyraud
2026-07-30 9:49 ` Louis-Alexis Eyraud
2026-07-30 10:30 ` sashiko-bot
2026-07-30 10:30 ` sashiko-bot
2026-07-30 9:49 ` [PATCH v10 13/26] scsi: ufs: mediatek: Use the common PHY framework Louis-Alexis Eyraud
2026-07-30 9:49 ` Louis-Alexis Eyraud
2026-07-30 10:40 ` sashiko-bot
2026-07-30 10:40 ` sashiko-bot
2026-07-30 9:49 ` [PATCH v10 14/26] scsi: ufs: mediatek: Remove mediatek,ufs-broken-rtc property Louis-Alexis Eyraud
2026-07-30 9:49 ` Louis-Alexis Eyraud
2026-07-30 9:49 ` [PATCH v10 15/26] scsi: ufs: mediatek: Rework _ufs_mtk_clk_scale error paths Louis-Alexis Eyraud
2026-07-30 9:49 ` Louis-Alexis Eyraud
2026-07-30 10:34 ` sashiko-bot
2026-07-30 10:34 ` sashiko-bot
2026-07-30 9:49 ` [PATCH v10 16/26] scsi: ufs: mediatek: Clean up logging prints Louis-Alexis Eyraud
2026-07-30 9:49 ` Louis-Alexis Eyraud
2026-07-30 9:49 ` [PATCH v10 17/26] scsi: ufs: mediatek: Rework ufs_mtk_wait_idle_state Louis-Alexis Eyraud
2026-07-30 9:49 ` Louis-Alexis Eyraud
2026-07-30 9:49 ` [PATCH v10 18/26] scsi: ufs: mediatek: Don't acquire dvfsrc-vcore twice Louis-Alexis Eyraud
2026-07-30 9:49 ` Louis-Alexis Eyraud
2026-07-30 10:41 ` sashiko-bot [this message]
2026-07-30 10:41 ` sashiko-bot
2026-07-30 9:49 ` [PATCH v10 19/26] scsi: ufs: mediatek: Rework hardware version reading Louis-Alexis Eyraud
2026-07-30 9:49 ` Louis-Alexis Eyraud
2026-07-30 9:49 ` [PATCH v10 20/26] scsi: ufs: mediatek: Back up idle timer in per-instance struct Louis-Alexis Eyraud
2026-07-30 9:49 ` Louis-Alexis Eyraud
2026-07-30 10:53 ` sashiko-bot
2026-07-30 10:53 ` sashiko-bot
2026-07-30 9:49 ` [PATCH v10 21/26] scsi: ufs: mediatek: Remove ret local from link_startup_notify Louis-Alexis Eyraud
2026-07-30 9:49 ` Louis-Alexis Eyraud
2026-07-30 9:49 ` [PATCH v10 22/26] scsi: ufs: mediatek: Remove undocumented "clk-scale-up-vcore-min" Louis-Alexis Eyraud
2026-07-30 9:49 ` Louis-Alexis Eyraud
2026-07-30 10:49 ` sashiko-bot
2026-07-30 10:49 ` sashiko-bot
2026-07-30 9:49 ` [PATCH v10 23/26] scsi: ufs: mediatek: Add MT8196 compatible, update copyright Louis-Alexis Eyraud
2026-07-30 9:49 ` Louis-Alexis Eyraud
2026-07-30 9:49 ` [PATCH v10 24/26] arm64: dts: mediatek: mt8195: Align ufshci node to dt-bindings changes Louis-Alexis Eyraud
2026-07-30 9:49 ` Louis-Alexis Eyraud
2026-07-30 11:13 ` sashiko-bot
2026-07-30 11:13 ` sashiko-bot
2026-07-30 9:49 ` [PATCH v10 25/26] arm64: dts: mediatek: mt8395-genio-1200-evk-ufs: Complete UFS power supplies Louis-Alexis Eyraud
2026-07-30 9:49 ` Louis-Alexis Eyraud
2026-07-30 9:49 ` [PATCH v10 26/26] arm64: dts: mediatek: mt8395-radxa-nio-12l: " Louis-Alexis Eyraud
2026-07-30 9:49 ` Louis-Alexis Eyraud
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20260730104124.C606C1F000E9@smtp.kernel.org \
--to=sashiko-bot@kernel.org \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=linux-phy@lists.infradead.org \
--cc=linux-scsi@vger.kernel.org \
--cc=louisalexis.eyraud@collabora.com \
--cc=neil.armstrong@linaro.org \
--cc=olteanv@gmail.com \
--cc=robh@kernel.org \
--cc=sashiko-reviews@lists.linux.dev \
--cc=vkoul@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.