All of lore.kernel.org
 help / color / mirror / Atom feed
From: Tomasz Figa <t.figa@samsung.com>
To: Chander Kashyap <chander.kashyap@linaro.org>
Cc: linux-arm-kernel@lists.infradead.org,
	linux-samsung-soc@vger.kernel.org, linux-serial@vger.kernel.org,
	kgene.kim@samsung.com, s.nawrocki@samsung.com,
	mark.rutland@arm.com, thomas.ab@samsung.com
Subject: Re: [PATCH v3 00/10] ARM: Exynos: Add Exynos5420 SoC support
Date: Mon, 17 Jun 2013 13:45:58 +0200	[thread overview]
Message-ID: <2185503.D4KZKFJ8y6@amdc1227> (raw)
In-Reply-To: <1371466836-4111-1-git-send-email-chander.kashyap@linaro.org>

Hi Chander,

On Monday 17 of June 2013 16:30:25 Chander Kashyap wrote:
> Exynos5420 is new SoC in Samsung's Exynos5 SoC series. This series adds
> initial support for this SoC.
> Changes since v2:
> 
> 1. Renamed oscclk to fin_pll, in order to keep it consistant with
> Exynos4/Exynos5 2. Pass memory as single bank rather than splitting in
> 256MB size banks.
> 
> Changes since v1:
> 
> 1. As not-dt platforms will not be supported from 3.11 onwards, following
>    patches from previous patch series are dropped:
>    "irqchip: exynos-combiner: set irq base as 256 for Exynos5420"
>    "ARM: Exynos: initialize l2x0 cache controller only for cortex-a9 based
> SoCs" 2. Added device type property in cpu node in the following patch:
>    "ARM: dts: list the CPU nodes for Exynos5250
> 3. Sorted out the nodes listed in based upon the physical addresses as
> suggested by Tomasz Figa.
> 4. As Tomasz is going to consolidate the secondary cpu power register
> address calculation in all possible scnarios, hence dropped the following
> patch: "ARM: Exynos: fix secondary cpu power control register address
> calculation" 5. Replaced the setup/remove)_irq calls with
> (request/free)_irq calls as suggested by Mark Rutland in patch:
>    "clocksource: exynos_mct: use (request/free)_irq calls for local timer
>     registration"
> 6. Changed the registration of epll and rpll from pll35xx to pl36xx.
> 7. Changed driver data selection for serial port, based on ARCH_EXYNOS.
> 8. Changed the interrupt cells from 2 to 1 as suggested by Tomasz Figa.
> 
> Chander Kashyap (10):
>   ARM: dts: fork out common Exynos5 nodes
>   ARM: dts: list the CPU nodes for Exynos5250
>   ARM: Exynos: Add support for Exynos5420 SoC
>   serial: samsung: select Exynos specific driver data if ARCH_EXYNOS is
>     defined
>   ARM: Exynos: use four additional chipid bits to identify Exynos
>     family
>   clk: exynos5420: register clocks using common clock framework
>   ARM: dts: Add initial device tree support for Exynos5420
>   clocksource: exynos_mct: use (request/free)_irq calls for local timer
>     registration
>   ARM: Exynos: add secondary CPU boot base location for Exynos5420
>   ARM: Exynos: extend soft-reset support for Exynos5420
> 
>  .../devicetree/bindings/clock/exynos5420-clock.txt |  201 ++++++
>  arch/arm/boot/dts/Makefile                         |    1 +
>  arch/arm/boot/dts/exynos5.dtsi                     |  111 +++
>  arch/arm/boot/dts/exynos5250.dtsi                  |   80 +-
>  arch/arm/boot/dts/exynos5420-smdk5420.dts          |   33 +
>  arch/arm/boot/dts/exynos5420.dtsi                  |  103 +++
>  arch/arm/mach-exynos/Kconfig                       |   10 +
>  arch/arm/mach-exynos/common.c                      |   18 +-
>  arch/arm/mach-exynos/include/mach/uncompress.h     |    7 +-
>  arch/arm/mach-exynos/mach-exynos5-dt.c             |    1 +
>  arch/arm/mach-exynos/platsmp.c                     |   12 +-
>  arch/arm/plat-samsung/include/plat/cpu.h           |    8 +
>  drivers/clk/samsung/Makefile                       |    1 +
>  drivers/clk/samsung/clk-exynos5420.c               |  762
> ++++++++++++++++++++ drivers/clocksource/exynos_mct.c                   |  
> 35 +-
>  drivers/tty/serial/samsung.c                       |    4 +-
>  16 files changed, 1280 insertions(+), 107 deletions(-)
>  create mode 100644
> Documentation/devicetree/bindings/clock/exynos5420-clock.txt create mode
> 100644 arch/arm/boot/dts/exynos5.dtsi
>  create mode 100644 arch/arm/boot/dts/exynos5420-smdk5420.dts
>  create mode 100644 arch/arm/boot/dts/exynos5420.dtsi
>  create mode 100644 drivers/clk/samsung/clk-exynos5420.c

Except one comment for patch 07/10, the whole series looks good to me. Have my

Reviewed-by: Tomasz Figa <t.figa@samsung.com>

Best regards,
Tomasz


WARNING: multiple messages have this Message-ID (diff)
From: t.figa@samsung.com (Tomasz Figa)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH v3 00/10] ARM: Exynos: Add Exynos5420 SoC support
Date: Mon, 17 Jun 2013 13:45:58 +0200	[thread overview]
Message-ID: <2185503.D4KZKFJ8y6@amdc1227> (raw)
In-Reply-To: <1371466836-4111-1-git-send-email-chander.kashyap@linaro.org>

Hi Chander,

On Monday 17 of June 2013 16:30:25 Chander Kashyap wrote:
> Exynos5420 is new SoC in Samsung's Exynos5 SoC series. This series adds
> initial support for this SoC.
> Changes since v2:
> 
> 1. Renamed oscclk to fin_pll, in order to keep it consistant with
> Exynos4/Exynos5 2. Pass memory as single bank rather than splitting in
> 256MB size banks.
> 
> Changes since v1:
> 
> 1. As not-dt platforms will not be supported from 3.11 onwards, following
>    patches from previous patch series are dropped:
>    "irqchip: exynos-combiner: set irq base as 256 for Exynos5420"
>    "ARM: Exynos: initialize l2x0 cache controller only for cortex-a9 based
> SoCs" 2. Added device type property in cpu node in the following patch:
>    "ARM: dts: list the CPU nodes for Exynos5250
> 3. Sorted out the nodes listed in based upon the physical addresses as
> suggested by Tomasz Figa.
> 4. As Tomasz is going to consolidate the secondary cpu power register
> address calculation in all possible scnarios, hence dropped the following
> patch: "ARM: Exynos: fix secondary cpu power control register address
> calculation" 5. Replaced the setup/remove)_irq calls with
> (request/free)_irq calls as suggested by Mark Rutland in patch:
>    "clocksource: exynos_mct: use (request/free)_irq calls for local timer
>     registration"
> 6. Changed the registration of epll and rpll from pll35xx to pl36xx.
> 7. Changed driver data selection for serial port, based on ARCH_EXYNOS.
> 8. Changed the interrupt cells from 2 to 1 as suggested by Tomasz Figa.
> 
> Chander Kashyap (10):
>   ARM: dts: fork out common Exynos5 nodes
>   ARM: dts: list the CPU nodes for Exynos5250
>   ARM: Exynos: Add support for Exynos5420 SoC
>   serial: samsung: select Exynos specific driver data if ARCH_EXYNOS is
>     defined
>   ARM: Exynos: use four additional chipid bits to identify Exynos
>     family
>   clk: exynos5420: register clocks using common clock framework
>   ARM: dts: Add initial device tree support for Exynos5420
>   clocksource: exynos_mct: use (request/free)_irq calls for local timer
>     registration
>   ARM: Exynos: add secondary CPU boot base location for Exynos5420
>   ARM: Exynos: extend soft-reset support for Exynos5420
> 
>  .../devicetree/bindings/clock/exynos5420-clock.txt |  201 ++++++
>  arch/arm/boot/dts/Makefile                         |    1 +
>  arch/arm/boot/dts/exynos5.dtsi                     |  111 +++
>  arch/arm/boot/dts/exynos5250.dtsi                  |   80 +-
>  arch/arm/boot/dts/exynos5420-smdk5420.dts          |   33 +
>  arch/arm/boot/dts/exynos5420.dtsi                  |  103 +++
>  arch/arm/mach-exynos/Kconfig                       |   10 +
>  arch/arm/mach-exynos/common.c                      |   18 +-
>  arch/arm/mach-exynos/include/mach/uncompress.h     |    7 +-
>  arch/arm/mach-exynos/mach-exynos5-dt.c             |    1 +
>  arch/arm/mach-exynos/platsmp.c                     |   12 +-
>  arch/arm/plat-samsung/include/plat/cpu.h           |    8 +
>  drivers/clk/samsung/Makefile                       |    1 +
>  drivers/clk/samsung/clk-exynos5420.c               |  762
> ++++++++++++++++++++ drivers/clocksource/exynos_mct.c                   |  
> 35 +-
>  drivers/tty/serial/samsung.c                       |    4 +-
>  16 files changed, 1280 insertions(+), 107 deletions(-)
>  create mode 100644
> Documentation/devicetree/bindings/clock/exynos5420-clock.txt create mode
> 100644 arch/arm/boot/dts/exynos5.dtsi
>  create mode 100644 arch/arm/boot/dts/exynos5420-smdk5420.dts
>  create mode 100644 arch/arm/boot/dts/exynos5420.dtsi
>  create mode 100644 drivers/clk/samsung/clk-exynos5420.c

Except one comment for patch 07/10, the whole series looks good to me. Have my

Reviewed-by: Tomasz Figa <t.figa@samsung.com>

Best regards,
Tomasz

  parent reply	other threads:[~2013-06-17 11:45 UTC|newest]

Thread overview: 64+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2013-06-17 11:00 [PATCH v3 00/10] ARM: Exynos: Add Exynos5420 SoC support Chander Kashyap
2013-06-17 11:00 ` Chander Kashyap
2013-06-17 11:00 ` [PATCH v3 01/10] ARM: dts: fork out common Exynos5 nodes Chander Kashyap
2013-06-17 11:00   ` Chander Kashyap
2013-06-17 11:38   ` Kukjin Kim
2013-06-17 11:38     ` Kukjin Kim
2013-06-18  4:24     ` Chander Kashyap
2013-06-18  4:24       ` Chander Kashyap
2013-06-17 11:00 ` [PATCH v3 02/10] ARM: dts: list the CPU nodes for Exynos5250 Chander Kashyap
2013-06-17 11:00   ` Chander Kashyap
2013-06-17 11:00 ` [PATCH v3 03/10] ARM: Exynos: Add support for Exynos5420 SoC Chander Kashyap
2013-06-17 11:00   ` Chander Kashyap
2013-06-17 11:00 ` [PATCH v3 04/10] serial: samsung: select Exynos specific driver data if ARCH_EXYNOS is defined Chander Kashyap
2013-06-17 11:00   ` Chander Kashyap
2013-06-17 11:45   ` Kukjin Kim
2013-06-17 11:45     ` Kukjin Kim
2013-06-18 10:31   ` Kukjin Kim
2013-06-18 10:31     ` Kukjin Kim
2013-06-18 15:19     ` 'Greg Kroah-Hartman'
2013-06-18 15:19       ` 'Greg Kroah-Hartman'
2013-06-17 11:00 ` [PATCH v3 05/10] ARM: Exynos: use four additional chipid bits to identify Exynos family Chander Kashyap
2013-06-17 11:00   ` Chander Kashyap
2013-06-17 11:00 ` [PATCH v3 06/10] clk: exynos5420: register clocks using common clock framework Chander Kashyap
2013-06-17 11:00   ` Chander Kashyap
2013-06-17 11:49   ` Kukjin Kim
2013-06-17 11:49     ` Kukjin Kim
2013-06-17 12:27   ` Arnd Bergmann
2013-06-17 12:27     ` Arnd Bergmann
2013-06-18  4:09     ` Chander Kashyap
2013-06-18  4:09       ` Chander Kashyap
2013-06-18 14:01       ` Arnd Bergmann
2013-06-18 14:01         ` Arnd Bergmann
2013-06-18 14:26         ` Tomasz Figa
2013-06-18 14:26           ` Tomasz Figa
2013-06-18 17:13           ` Arnd Bergmann
2013-06-18 17:13             ` Arnd Bergmann
2013-06-17 11:00 ` [PATCH v3 07/10] ARM: dts: Add initial device tree support for Exynos5420 Chander Kashyap
2013-06-17 11:00   ` Chander Kashyap
2013-06-17 11:44   ` Tomasz Figa
2013-06-17 11:44     ` Tomasz Figa
2013-06-18  4:21     ` Chander Kashyap
2013-06-18  4:21       ` Chander Kashyap
2013-06-18  7:36       ` Tomasz Figa
2013-06-18  7:36         ` Tomasz Figa
2013-06-17 11:00 ` [PATCH v3 08/10] clocksource: exynos_mct: use (request/free)_irq calls for local timer registration Chander Kashyap
2013-06-17 11:00   ` Chander Kashyap
2013-06-17 11:53   ` Kukjin Kim
2013-06-17 11:53     ` Kukjin Kim
2013-06-18  4:11     ` Chander Kashyap
2013-06-18  4:11       ` Chander Kashyap
2013-06-17 11:00 ` [PATCH v3 09/10] ARM: Exynos: add secondary CPU boot base location for Exynos5420 Chander Kashyap
2013-06-17 11:00   ` Chander Kashyap
2013-06-17 11:00 ` [PATCH v3 10/10] ARM: Exynos: extend soft-reset support " Chander Kashyap
2013-06-17 11:00   ` Chander Kashyap
2013-06-17 12:21   ` Arnd Bergmann
2013-06-17 12:21     ` Arnd Bergmann
2013-06-18  4:10     ` Chander Kashyap
2013-06-18  4:10       ` Chander Kashyap
2013-06-17 11:45 ` Tomasz Figa [this message]
2013-06-17 11:45   ` [PATCH v3 00/10] ARM: Exynos: Add Exynos5420 SoC support Tomasz Figa
2013-06-17 11:56 ` Kukjin Kim
2013-06-17 11:56   ` Kukjin Kim
2013-06-18  4:28   ` Chander Kashyap
2013-06-18  4:28     ` Chander Kashyap

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=2185503.D4KZKFJ8y6@amdc1227 \
    --to=t.figa@samsung.com \
    --cc=chander.kashyap@linaro.org \
    --cc=kgene.kim@samsung.com \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-samsung-soc@vger.kernel.org \
    --cc=linux-serial@vger.kernel.org \
    --cc=mark.rutland@arm.com \
    --cc=s.nawrocki@samsung.com \
    --cc=thomas.ab@samsung.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.