* Manual PST settings for "unrecognized CPUs"
@ 2004-08-16 23:13 GoatZilla
2004-08-17 6:26 ` Harald Milz
0 siblings, 1 reply; 9+ messages in thread
From: GoatZilla @ 2004-08-16 23:13 UTC (permalink / raw)
To: cpufreq
OK, I guess I'll go ahead and jump on the sword here, as I'm sure I'm
not the only one wondering this.
I have a desktop Duron that I've closed off the L5 mobile bridge on,
and unlocked two L6 bridges so I can set the SoftFID back up to at
least startup value. My intent is actually to underclock the CPU to
reduce power/heat.
I've tested the changes with Windows and CPUMSR, and it works really
well, aside from my inability to change the SoftVID due to lack of
motherboard support. Oh, I'm using a regular desktop motherboard.
Anyways, now I'd like to attempt the same thing with Linux.
I'm sure my configuration is going to be completely unrecognized, and
even if it was, I'm not so sure any PST's would come up. So I guess
I'm going to have to add it in myself.
I saw a patch fly by a short while ago where a user added some
settings for an unrecognized config. Is this the only way to hack in
a PST?
^ permalink raw reply [flat|nested] 9+ messages in thread
* Re: Manual PST settings for "unrecognized CPUs"
2004-08-16 23:13 Manual PST settings for "unrecognized CPUs" GoatZilla
@ 2004-08-17 6:26 ` Harald Milz
2004-08-17 8:08 ` Bruno Ducrot
2004-08-17 18:30 ` GoatZilla
0 siblings, 2 replies; 9+ messages in thread
From: Harald Milz @ 2004-08-17 6:26 UTC (permalink / raw)
To: cpufreq
GoatZilla <goatzilla@gmail.com> wrote:
> I saw a patch fly by a short while ago where a user added some
> settings for an unrecognized config. Is this the only way to hack in
> a PST?
Actually there were (at least) two patches - Bruno's patch which
implemented additional /proc fs entries to send frequency settings to, and
mine which uses command line parameters for the powernow-k7 module. You can
find them in the ML archive. Internally, they do basically the same thing.
Mine is a little inferior as far as sanity checks. But It Works For Me
[TM].
Please be advised that you _could_ potentially fry your CPU if you use them
:-) But IMHO it's quite unlikely.
What these patches can't do is set the VID on most (?) desktop boards
because of a lack of hardware support. But you should be able to lower the
FID to a certain extent, and the power consumption is linearly proportional
to the frequency, after all.
--
"Proper Preparation Prevents Poor Performance."
^ permalink raw reply [flat|nested] 9+ messages in thread
* Re: Manual PST settings for "unrecognized CPUs"
2004-08-17 6:26 ` Harald Milz
@ 2004-08-17 8:08 ` Bruno Ducrot
2004-08-19 0:05 ` Harald Milz
2004-08-17 18:30 ` GoatZilla
1 sibling, 1 reply; 9+ messages in thread
From: Bruno Ducrot @ 2004-08-17 8:08 UTC (permalink / raw)
To: Harald Milz; +Cc: cpufreq
Hi (I'm back from very long vacation ;)
On Tue, Aug 17, 2004 at 08:26:34AM +0200, Harald Milz wrote:
> GoatZilla <goatzilla@gmail.com> wrote:
> > I saw a patch fly by a short while ago where a user added some
> > settings for an unrecognized config. Is this the only way to hack in
> > a PST?
>
> Actually there were (at least) two patches - Bruno's patch which
> implemented additional /proc fs entries to send frequency settings to, and
> mine which uses command line parameters for the powernow-k7 module. You can
> find them in the ML archive. Internally, they do basically the same thing.
> Mine is a little inferior as far as sanity checks. But It Works For Me
> [TM].
>
> Please be advised that you _could_ potentially fry your CPU if you use them
> :-) But IMHO it's quite unlikely.
>
> What these patches can't do is set the VID on most (?) desktop boards
> because of a lack of hardware support. But you should be able to lower the
> FID to a certain extent, and the power consumption is linearly proportional
> to the frequency, after all.
Mine is a little bit too old btw, and I guess yours should be used
instead for now..
Cheers,
--
Bruno Ducrot
-- Which is worse: ignorance or apathy?
-- Don't know. Don't care.
^ permalink raw reply [flat|nested] 9+ messages in thread
* Re: Manual PST settings for "unrecognized CPUs"
2004-08-17 6:26 ` Harald Milz
2004-08-17 8:08 ` Bruno Ducrot
@ 2004-08-17 18:30 ` GoatZilla
2004-08-19 0:16 ` Harald Milz
1 sibling, 1 reply; 9+ messages in thread
From: GoatZilla @ 2004-08-17 18:30 UTC (permalink / raw)
To: cpufreq
Ah, I just found your patch back in June; looks like good stuff. I'll
give it a try when I get Linux onto my machine.
It's odd that you couldn't get below 9x on the multipliers. With
CPUMSR I was able to take my Duron all the way down to 3x (I
underclocked the FSB as well to 100MHz). The curious thing was it was
stable at 3x, locked up at 4x, and was stable again at 5x. I would
think the core voltage that runs the CPU at full speed should be
acceptable at the lower speeds.
As far as the max FID is concerned, you've probably figured it out by
now, but the max FID that can be set by software is controlled by the
L6 bridges on the CPU package.
On Tue, 17 Aug 2004 08:26:34 +0200 (CEST), Harald Milz
<milz@seneca.muc.de> wrote:
> GoatZilla <goatzilla@gmail.com> wrote:
> > I saw a patch fly by a short while ago where a user added some
> > settings for an unrecognized config. Is this the only way to hack in
> > a PST?
>
> Actually there were (at least) two patches - Bruno's patch which
> implemented additional /proc fs entries to send frequency settings to, and
> mine which uses command line parameters for the powernow-k7 module. You can
> find them in the ML archive. Internally, they do basically the same thing.
> Mine is a little inferior as far as sanity checks. But It Works For Me
> [TM].
>
> Please be advised that you _could_ potentially fry your CPU if you use them
> :-) But IMHO it's quite unlikely.
>
> What these patches can't do is set the VID on most (?) desktop boards
> because of a lack of hardware support. But you should be able to lower the
> FID to a certain extent, and the power consumption is linearly proportional
> to the frequency, after all.
>
> --
> "Proper Preparation Prevents Poor Performance."
>
> _______________________________________________
> Cpufreq mailing list
> Cpufreq@www.linux.org.uk
> http://www.linux.org.uk/mailman/listinfo/cpufreq
>
^ permalink raw reply [flat|nested] 9+ messages in thread
* RE: Manual PST settings for "unrecognized CPUs"
@ 2004-08-17 18:38 Davin Carter
2004-08-19 0:19 ` Harald Milz
0 siblings, 1 reply; 9+ messages in thread
From: Davin Carter @ 2004-08-17 18:38 UTC (permalink / raw)
To: 'GoatZilla', 'cpufreq@www.linux.org.uk'
I was able to get a Mobile Athlon 2400 down to ~300 MHZ (the lowest
multiplier) without any problem. Unfortuantely, my core voltage is 1.44
volts, there did not seem to be any power savings below 1000 MHZ with my
machine.
-----Original Message-----
From: GoatZilla [mailto:goatzilla@gmail.com]
Sent: Tuesday, August 17, 2004 12:30 PM
To: cpufreq@www.linux.org.uk
Subject: Re: Manual PST settings for "unrecognized CPUs"
Ah, I just found your patch back in June; looks like good stuff. I'll
give it a try when I get Linux onto my machine.
It's odd that you couldn't get below 9x on the multipliers. With
CPUMSR I was able to take my Duron all the way down to 3x (I
underclocked the FSB as well to 100MHz). The curious thing was it was
stable at 3x, locked up at 4x, and was stable again at 5x. I would
think the core voltage that runs the CPU at full speed should be
acceptable at the lower speeds.
As far as the max FID is concerned, you've probably figured it out by
now, but the max FID that can be set by software is controlled by the
L6 bridges on the CPU package.
On Tue, 17 Aug 2004 08:26:34 +0200 (CEST), Harald Milz
<milz@seneca.muc.de> wrote:
> GoatZilla <goatzilla@gmail.com> wrote:
> > I saw a patch fly by a short while ago where a user added some
> > settings for an unrecognized config. Is this the only way to hack in
> > a PST?
>
> Actually there were (at least) two patches - Bruno's patch which
> implemented additional /proc fs entries to send frequency settings to, and
> mine which uses command line parameters for the powernow-k7 module. You
can
> find them in the ML archive. Internally, they do basically the same thing.
> Mine is a little inferior as far as sanity checks. But It Works For Me
> [TM].
>
> Please be advised that you _could_ potentially fry your CPU if you use
them
> :-) But IMHO it's quite unlikely.
>
> What these patches can't do is set the VID on most (?) desktop boards
> because of a lack of hardware support. But you should be able to lower the
> FID to a certain extent, and the power consumption is linearly
proportional
> to the frequency, after all.
>
> --
> "Proper Preparation Prevents Poor Performance."
>
> _______________________________________________
> Cpufreq mailing list
> Cpufreq@www.linux.org.uk
> http://www.linux.org.uk/mailman/listinfo/cpufreq
>
_______________________________________________
Cpufreq mailing list
Cpufreq@www.linux.org.uk
http://www.linux.org.uk/mailman/listinfo/cpufreq
^ permalink raw reply [flat|nested] 9+ messages in thread
* Re: Manual PST settings for "unrecognized CPUs"
2004-08-17 8:08 ` Bruno Ducrot
@ 2004-08-19 0:05 ` Harald Milz
0 siblings, 0 replies; 9+ messages in thread
From: Harald Milz @ 2004-08-19 0:05 UTC (permalink / raw)
To: cpufreq
Bruno Ducrot <ducrot@poupinou.org> wrote:
> Mine is a little bit too old btw, and I guess yours should be used
> instead for now..
Well I'm using it right now on a SUSE 9.1 2.6.5-7.104-default
kernel, together with cpufreqd. Works perfectly fine. The sanity checks
that are missing from the code are presently in my head ...
Actually I would like to try to mod my board somehow (being an
EE I am not too shy modding stuff :-) in order to change VIDs too. The
A7V8X is infamous for not supporting Vcore < 1.5V which is bad per se. If
I only knew what actually happens electrically-wise when setting the
VIDs. Do CPU pins change their logical level? Any insight is appreciated.
--
Philosophy will clip an angel's wings.
-- John Keats
^ permalink raw reply [flat|nested] 9+ messages in thread
* Re: Manual PST settings for "unrecognized CPUs"
2004-08-17 18:30 ` GoatZilla
@ 2004-08-19 0:16 ` Harald Milz
2004-08-22 7:12 ` GoatZilla
0 siblings, 1 reply; 9+ messages in thread
From: Harald Milz @ 2004-08-19 0:16 UTC (permalink / raw)
To: cpufreq
GoatZilla <goatzilla@gmail.com> wrote:
> Ah, I just found your patch back in June; looks like good stuff. I'll
> give it a try when I get Linux onto my machine.
Please give me some feedback as to the usability etc. Further patches, etc.
> It's odd that you couldn't get below 9x on the multipliers. With
I suspect it's the Vcore - although I admit it sounds strange. But I can
see no other reason. My Asus A7V8X can't go below 1.5V nominal so I can't
test it for now without modding my board for undervoltage. I'd appreciate
hearing from folks who have boards that can go further down. The URL in the
patch can give a clue which VID corresponds to FID=533M or something.
> As far as the max FID is concerned, you've probably figured it out by
> now, but the max FID that can be set by software is controlled by the
> L6 bridges on the CPU package.
Yup... for those willing to put their machine on risk,
http://fab51.com/index-e.html is an excellent source of information.
After all, this is quite useful even for servers that run idle most of
the time and need sheer CPU power only occassionally, like LinVDR servers
(which is exactly what I intend to do).
--
Accuracy, n.:
The vice of being right
^ permalink raw reply [flat|nested] 9+ messages in thread
* Re: Manual PST settings for "unrecognized CPUs"
2004-08-17 18:38 Davin Carter
@ 2004-08-19 0:19 ` Harald Milz
0 siblings, 0 replies; 9+ messages in thread
From: Harald Milz @ 2004-08-19 0:19 UTC (permalink / raw)
To: cpufreq
Davin Carter <davin.carter@wallst.com> wrote:
> I was able to get a Mobile Athlon 2400 down to ~300 MHZ (the lowest
> multiplier) without any problem. Unfortuantely, my core voltage is 1.44
> volts, there did not seem to be any power savings below 1000 MHZ with my
> machine.
Are you saying you could get ~300 MHz with 1.44V? Hmmm - interesting. What
board is it?
After all power consumption goes linear with clock, and by square with
Vcore.
--
An exotic journey in downtown Newark is in your future.
^ permalink raw reply [flat|nested] 9+ messages in thread
* Re: Manual PST settings for "unrecognized CPUs"
2004-08-19 0:16 ` Harald Milz
@ 2004-08-22 7:12 ` GoatZilla
0 siblings, 0 replies; 9+ messages in thread
From: GoatZilla @ 2004-08-22 7:12 UTC (permalink / raw)
To: cpufreq
[-- Attachment #1: Type: text/plain, Size: 500 bytes --]
OK, I just installed Linux on the machine and patched 2.6.8
successfully, but I'm getting a a "No such device" because the
powernow_decode_bios routine never finds the "PSB Header". I have no
idea what a PSB header even is.
Do I need to fake the PSB header information as well? Or is there a
simpler way around this?
I also attached the dump of x86info. I'm not sure why it's telling me
FID changes won't work; it's looking at some FIDC bit in an MSR...
This wouldn't affect cpufreq would it?
[-- Attachment #2: dmesg.txt --]
[-- Type: text/plain, Size: 10926 bytes --]
Linux version 2.6.8 (root@broccoli) (gcc version 3.3.4 (Debian 1:3.3.4-6sarge1)) #1 Sat Aug 21 19:37:58 CDT 2004
BIOS-provided physical RAM map:
BIOS-e820: 0000000000000000 - 00000000000a0000 (usable)
BIOS-e820: 00000000000f0000 - 0000000000100000 (reserved)
BIOS-e820: 0000000000100000 - 0000000007ff0000 (usable)
BIOS-e820: 0000000007ff0000 - 0000000007ff3000 (ACPI NVS)
BIOS-e820: 0000000007ff3000 - 0000000008000000 (ACPI data)
BIOS-e820: 00000000ffff0000 - 0000000100000000 (reserved)
127MB LOWMEM available.
On node 0 totalpages: 32752
DMA zone: 4096 pages, LIFO batch:1
Normal zone: 28656 pages, LIFO batch:6
HighMem zone: 0 pages, LIFO batch:1
DMI 2.2 present.
ACPI: RSDP (v000 VIA694 ) @ 0x000f6a20
ACPI: RSDT (v001 VIA694 AWRDACPI 0x42302e31 AWRD 0x00000000) @ 0x07ff3000
ACPI: FADT (v001 VIA694 AWRDACPI 0x42302e31 AWRD 0x00000000) @ 0x07ff3040
ACPI: DSDT (v001 VIA694 AWRDACPI 0x00001000 MSFT 0x0100000e) @ 0x00000000
ACPI: PM-Timer IO Port: 0x4008
Built 1 zonelists
Kernel command line: root=/dev/hda2 ro
Local APIC disabled by BIOS -- reenabling.
Found and enabled local APIC!
Initializing CPU#0
PID hash table entries: 512 (order 9: 4096 bytes)
Detected 1347.875 MHz processor.
Using pmtmr for high-res timesource
Console: colour VGA+ 80x25
Dentry cache hash table entries: 32768 (order: 5, 131072 bytes)
Inode-cache hash table entries: 16384 (order: 4, 65536 bytes)
Memory: 122532k/131008k available (1321k kernel code, 7932k reserved, 725k data, 204k init, 0k highmem)
Checking if this processor honours the WP bit even in supervisor mode... Ok.
Calibrating delay loop... 2670.59 BogoMIPS
Security Scaffold v1.0.0 initialized
Mount-cache hash table entries: 512 (order: 0, 4096 bytes)
CPU: After generic identify, caps: 0383fbff c1c3fbff 00000000 00000000
CPU: After vendor identify, caps: 0383fbff c1c3fbff 00000000 00000000
CPU: CLK_CTL MSR was 60031223. Reprogramming to 20031223
CPU: L1 I Cache: 64K (64 bytes/line), D cache 64K (64 bytes/line)
CPU: L2 Cache: 64K (64 bytes/line)
CPU: After all inits, caps: 0383fbff c1c3fbff 00000000 00000020
CPU: AMD Unknown CPU Typ stepping 01
Enabling fast FPU save and restore... done.
Enabling unmasked SIMD FPU exception support... done.
Checking 'hlt' instruction... OK.
enabled ExtINT on CPU#0
ESR value before enabling vector: 00000000
ESR value after enabling vector: 00000000
Using local APIC timer interrupts.
calibrating APIC timer ...
..... CPU clock speed is 1347.0528 MHz.
..... host bus clock speed is 199.0633 MHz.
checking if image is initramfs...it isn't (ungzip failed); looks like an initrd
Freeing initrd memory: 4232k freed
NET: Registered protocol family 16
EISA bus registered
PCI: PCI BIOS revision 2.10 entry at 0xfb3e0, last bus=1
PCI: Using configuration type 1
mtrr: v2.0 (20020519)
ACPI: Subsystem revision 20040326
ACPI: IRQ9 SCI: Level Trigger.
spurious 8259A interrupt: IRQ7.
ACPI: Interpreter enabled
ACPI: Using PIC for interrupt routing
ACPI: PCI Root Bridge [PCI0] (00:00)
PCI: Probing PCI hardware (bus 00)
ACPI: PCI Interrupt Routing Table [\_SB_.PCI0._PRT]
ACPI: PCI Interrupt Link [LNKA] (IRQs 1 3 4 5 6 7 10 *11 12 14 15)
ACPI: PCI Interrupt Link [LNKB] (IRQs 1 3 4 *5 6 7 10 11 12 14 15)
ACPI: PCI Interrupt Link [LNKC] (IRQs 1 3 4 5 6 7 *10 11 12 14 15)
ACPI: PCI Interrupt Link [LNKD] (IRQs 1 3 4 5 6 7 10 11 *12 14 15)
Linux Plug and Play Support v0.97 (c) Adam Belay
PnPBIOS: Scanning system for PnP BIOS support...
PnPBIOS: Found PnP BIOS installation structure at 0xc00fbef0
PnPBIOS: PnP BIOS version 1.0, entry 0xf0000:0xbf20, dseg 0xf0000
PnPBIOS: 13 nodes reported by PnP BIOS; 13 recorded by driver
PCI: Using ACPI for IRQ routing
ACPI: PCI Interrupt Link [LNKA] enabled at IRQ 11
ACPI: PCI interrupt 0000:00:10.0[A] -> GSI 11 (level, low) -> IRQ 11
ACPI: PCI Interrupt Link [LNKB] enabled at IRQ 5
ACPI: PCI interrupt 0000:00:10.1[B] -> GSI 5 (level, low) -> IRQ 5
ACPI: PCI Interrupt Link [LNKC] enabled at IRQ 10
ACPI: PCI interrupt 0000:00:10.2[C] -> GSI 10 (level, low) -> IRQ 10
ACPI: PCI Interrupt Link [LNKD] enabled at IRQ 12
ACPI: PCI interrupt 0000:00:10.3[D] -> GSI 12 (level, low) -> IRQ 12
ACPI: PCI interrupt 0000:00:11.1[A] -> GSI 11 (level, low) -> IRQ 11
ACPI: PCI interrupt 0000:00:11.5[C] -> GSI 10 (level, low) -> IRQ 10
ACPI: PCI interrupt 0000:00:12.0[A] -> GSI 11 (level, low) -> IRQ 11
ACPI: PCI interrupt 0000:01:00.0[A] -> GSI 11 (level, low) -> IRQ 11
VFS: Disk quotas dquot_6.5.1
Dquot-cache hash table entries: 1024 (order 0, 4096 bytes)
devfs: 2004-01-31 Richard Gooch (rgooch@atnf.csiro.au)
devfs: boot_options: 0x0
Initializing Cryptographic API
isapnp: Scanning for PnP cards...
isapnp: No Plug & Play device found
Serial: 8250/16550 driver $Revision: 1.90 $ 54 ports, IRQ sharing enabled
ttyS0 at I/O 0x3f8 (irq = 4) is a 16550A
RAMDISK driver initialized: 16 RAM disks of 8192K size 1024 blocksize
serio: i8042 AUX port at 0x60,0x64 irq 12
serio: i8042 KBD port at 0x60,0x64 irq 1
input: AT Translated Set 2 keyboard on isa0060/serio0
EISA: Probing bus 0 at eisa0
NET: Registered protocol family 2
IP: routing cache hash table of 512 buckets, 4Kbytes
TCP: Hash tables configured (established 8192 bind 16384)
NET: Registered protocol family 8
NET: Registered protocol family 20
ACPI: (supports S0 S1 S4 S5)
RAMDISK: cramfs filesystem found at block 0
RAMDISK: Loading 4232 blocks [1 disk] into ram disk... |\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\b/\b-\b\\b|\bdone.
VFS: Mounted root (cramfs filesystem) readonly.
Freeing unused kernel memory: 204k freed
NET: Registered protocol family 1
Uniform Multi-Platform E-IDE driver Revision: 7.00alpha2
ide: Assuming 33MHz system bus speed for PIO modes; override with idebus=xx
VP_IDE: IDE controller at PCI slot 0000:00:11.1
ACPI: PCI interrupt 0000:00:11.1[A] -> GSI 11 (level, low) -> IRQ 11
VP_IDE: chipset revision 6
VP_IDE: not 100% native mode: will probe irqs later
VP_IDE: VIA vt8235 (rev 00) IDE UDMA133 controller on pci0000:00:11.1
ide0: BM-DMA at 0xdc00-0xdc07, BIOS settings: hda:DMA, hdb:DMA
ide1: BM-DMA at 0xdc08-0xdc0f, BIOS settings: hdc:pio, hdd:pio
hda: Maxtor 6Y250P0, ATA DISK drive
hdb: HL-DT-STDVD-ROM GDR8161B, ATAPI CD/DVD-ROM drive
Using anticipatory io scheduler
ide0 at 0x1f0-0x1f7,0x3f6 on irq 14
hda: max request size: 1024KiB
hda: 490234752 sectors (251000 MB) w/7936KiB Cache, CHS=30515/255/63, UDMA(133)
/dev/ide/host0/bus0/target0/lun0: p1 p2 p3
kjournald starting. Commit interval 5 seconds
EXT3-fs: mounted filesystem with ordered data mode.
Adding 257028k swap on /dev/hda3. Priority:-1 extents:1
EXT3 FS on hda2, internal journal
Real Time Clock Driver v1.12
hdb: ATAPI 48X DVD-ROM drive, 256kB Cache, UDMA(33)
Uniform CD-ROM driver Revision: 3.20
irda_init()
NET: Registered protocol family 23
via-rhine.c:v1.10-LK1.1.20-2.6 May-23-2004 Written by Donald Becker
ACPI: PCI interrupt 0000:00:12.0[A] -> GSI 11 (level, low) -> IRQ 11
eth0: VIA Rhine II at 0xe800, 00:0a:e6:f0:62:73, IRQ 11.
eth0: MII PHY found at address 1, status 0x786d advertising 05e1 Link 45e1.
Via 686a/8233/8235 audio driver 1.9.1-ac4-2.5
ACPI: PCI interrupt 0000:00:11.5[C] -> GSI 10 (level, low) -> IRQ 10
via82cxxx: Six channel audio available
PCI: Setting latency timer of device 0000:00:11.5 to 64
ac97_codec: AC97 Audio codec, id: VIA97 (Unknown)
via82cxxx: board #1 at 0xE000, IRQ 10
usbcore: registered new driver usbfs
usbcore: registered new driver hub
ACPI: PCI interrupt 0000:00:10.3[D] -> GSI 12 (level, low) -> IRQ 12
ehci_hcd 0000:00:10.3: VIA Technologies, Inc. USB 2.0
ehci_hcd 0000:00:10.3: irq 12, pci mem c8889000
ehci_hcd 0000:00:10.3: new USB bus registered, assigned bus number 1
ehci_hcd 0000:00:10.3: USB 2.0 enabled, EHCI 1.00, driver 2004-May-10
hub 1-0:1.0: USB hub found
hub 1-0:1.0: 6 ports detected
input: PC Speaker
inserting floppy driver for 2.6.8
FDC 0 is a post-1991 82077
parport: PnPBIOS parport detected.
parport0: PC-style at 0x378 (0x778), irq 7, dma 3 [PCSPP,TRISTATE,COMPAT,ECP,DMA]
Linux agpgart interface v0.100 (c) Dave Jones
agpgart: Detected VIA KT266/KY266x/KT333 chipset
agpgart: Maximum main memory to use for agp memory: 94M
agpgart: AGP aperture is 128M @ 0xd0000000
cpci_hotplug: CompactPCI Hot Plug Core version: 0.2
pci_hotplug: PCI Hot Plug PCI Core version: 0.5
pciehp: acpi_pciehprm:\_SB_.PCI0 evaluate _BBN fail=0x5
pciehp: acpi_pciehprm:get_device PCI ROOT HID fail=0x5
shpchp: acpi_shpchprm:\_SB_.PCI0 evaluate _BBN fail=0x5
shpchp: acpi_shpchprm:get_device PCI ROOT HID fail=0x5
USB Universal Host Controller Interface driver v2.2
ACPI: PCI interrupt 0000:00:10.0[A] -> GSI 11 (level, low) -> IRQ 11
uhci_hcd 0000:00:10.0: VIA Technologies, Inc. VT82xxxxx UHCI USB 1.1 Controller
uhci_hcd 0000:00:10.0: irq 11, io base 0000d000
uhci_hcd 0000:00:10.0: new USB bus registered, assigned bus number 2
hub 2-0:1.0: USB hub found
hub 2-0:1.0: 2 ports detected
ACPI: PCI interrupt 0000:00:10.1[B] -> GSI 5 (level, low) -> IRQ 5
uhci_hcd 0000:00:10.1: VIA Technologies, Inc. VT82xxxxx UHCI USB 1.1 Controller (#2)
uhci_hcd 0000:00:10.1: irq 5, io base 0000d400
uhci_hcd 0000:00:10.1: new USB bus registered, assigned bus number 3
hub 3-0:1.0: USB hub found
hub 3-0:1.0: 2 ports detected
ACPI: PCI interrupt 0000:00:10.2[C] -> GSI 10 (level, low) -> IRQ 10
uhci_hcd 0000:00:10.2: VIA Technologies, Inc. VT82xxxxx UHCI USB 1.1 Controller (#3)
uhci_hcd 0000:00:10.2: irq 10, io base 0000d800
uhci_hcd 0000:00:10.2: new USB bus registered, assigned bus number 4
hub 4-0:1.0: USB hub found
hub 4-0:1.0: 2 ports detected
eth0: Setting full-duplex based on MII #1 link partner capability of 45e1.
NET: Registered protocol family 17
NET: Registered protocol family 10
Disabled Privacy Extensions on device c02c8280(lo)
IPv6 over IPv4 tunneling driver
eth0: no IPv6 routers present
ACPI: Processor [CPU0] (supports C1 C2)
powernow_k7: Ignoring new-style parameters in presence of obsolete ones
powernow: PowerNOW! Technology present. Can scale: frequency and voltage.
powernow: FSB: 99.842 MHz
powernow: cpuid is (0x781)
powernow: Trying ACPI perflib
powernow: ACPI perflib can not be used in this platform
powernow: ACPI and legacy methods failed
powernow: See http://www.codemonkey.org.uk/projects/cpufreq/powernow-k7.shtml
[-- Attachment #3: x86info.txt --]
[-- Type: text/plain, Size: 5330 bytes --]
x86info v1.12b. Dave Jones 2001-2003
Feedback to <davej@redhat.com>.
Found 1 CPU
--------------------------------------------------------------------------
eax in: 0x00000000, eax = 00000001 ebx = 68747541 ecx = 444d4163 edx = 69746e65
eax in: 0x00000001, eax = 00000681 ebx = 00000000 ecx = 00000000 edx = 0383fbff
eax in: 0x80000000, eax = 80000008 ebx = 68747541 ecx = 444d4163 edx = 69746e65
eax in: 0x80000001, eax = 00000781 ebx = 00000000 ecx = 00000000 edx = c1c3fbff
eax in: 0x80000002, eax = 6e6b6e55 ebx = 206e776f ecx = 20555043 edx = 00707954
eax in: 0x80000003, eax = 00000000 ebx = 00000000 ecx = 00000000 edx = 00000000
eax in: 0x80000004, eax = 00000000 ebx = 00000000 ecx = 00000000 edx = 00000000
eax in: 0x80000005, eax = 0408ff08 ebx = ff20ff10 ecx = 40020140 edx = 40020140
eax in: 0x80000006, eax = 00000000 ebx = 41004100 ecx = 00408140 edx = 00000000
eax in: 0x80000007, eax = 00000000 ebx = 00000000 ecx = 00000000 edx = 00000007
eax in: 0x80000008, eax = 00002022 ebx = 00000000 ecx = 00000000 edx = 00000000
Family: 6 Model: 8 Stepping: 1
CPU Model : Mobile Duron (Thoroughbred)[B0]
Feature flags:
Onboard FPU
Virtual Mode Extensions
Debugging Extensions
Page Size Extensions
Time Stamp Counter
Model-Specific Registers
Physical Address Extensions
Machine Check Architecture
CMPXCHG8 instruction
Onboard APIC
SYSENTER/SYSEXIT
Memory Type Range Registers
Page Global Enable
Machine Check Architecture
CMOV instruction
Page Attribute Table
36-bit PSEs
MMX support
FXSAVE and FXRESTORE instructions
SSE support
Extended feature flags:
syscall mmxext 3dnowext 3dnow
MSR: 0x0000002a=0x00000000 : 00000000 00000000 00000000 00000000
MSR: 0xc0000080=0x00000000 : 00000000 00000000 00000000 00000000
MSR: 0xc0010010=0x00140604 : 00000000 00010100 00000110 00000100
MSR: 0xc0010015=0x050b1008 : 00000101 00001011 00010000 00001000
MSR: 0xc001001b=0x20031223 : 00100000 00000011 00010010 00100011
Number of reporting banks : 4
MCG_CTL:
Data cache check disabled
Instruction cache check disabled
Bus unit check disabled
Load/Store unit check disabled
31 23 15 7
Bank: 0 (0x400)
MC0CTL: 00000000 00000000 00000000 00000000
MC0STATUS: 00000000 00000000 00000000 00000000
MC0ADDR: 00000000 00000000 00000000 00000000
MC0MISC: 00000000 00000000 00000000 00000000
Bank: 1 (0x404)
MC1CTL: 00000000 00000000 00000000 00000000
MC1STATUS: 00000000 00000000 00101010 00111010
MC1ADDR: 00000000 00000000 00101010 00111010
MC1MISC: 00000000 00000000 00000000 00000000
Bank: 2 (0x408)
MC2CTL: 00000000 00000000 00000000 00000000
MC2STATUS: 00000000 00000010 00000001 00000010
MC2ADDR: 10111101 00000000 00000000 00001111
MC2MISC: 10111101 00000000 00000000 00001111
Bank: 3 (0x40c)
MC3CTL: 00000000 00000000 00000000 00000000
MC3STATUS: 00000000 00000000 00001000 01000011
MC3ADDR: 11111111 11111111 11110111 11111111
MC3MISC: 00000000 00000000 00000000 00000000
Instruction TLB: Fully associative. 16 entries.
Data TLB: Fully associative. 32 entries.
L1 Data cache:
Size: 64Kb 2-way associative.
lines per tag=1 line size=64 bytes.
L1 Instruction cache:
Size: 64Kb 2-way associative.
lines per tag=1 line size=64 bytes.
L2 (on CPU) cache:
Size: 64Kb 8-way associative.
lines per tag=1 line size=64 bytes.
PowerNOW! Technology information
Available features:
Temperature sensing diode present.
Bus divisor control
Voltage ID control
MSR: 0xc0010041=0x0000000000000000 : 00000000 00000000 00000000 00000000
00000000 00000000 00000000 00000000
MSR: 0xc0010042=0x0000000000111515 : 00000000 00000000 00000000 00000000
00000000 00010001 00010101 00010101
FID changes won't happen
VID changes won't happen
Voltage ID codes: Maximum=2.000V Startup=2.000V Currently=2.000V
Frequency ID codes: Maximum=19.0x Startup=13.5x Currently=13.5x
Decoding BIOS PST tables (maxfid=11, startvid=0)
Connector type: Socket A (462 Pin PGA)
MTRR registers:
MTRRcap (0xfe): 0x0000000000000508
MTRRphysBase0 (0x200): 0x0000000000000006
MTRRphysMask0 (0x201): 0x0000000ff8000800
MTRRphysBase1 (0x202): 0x00000000d0000001
MTRRphysMask1 (0x203): 0x0000000ff8000800
MTRRphysBase2 (0x204): 0x00000000d0000001
MTRRphysMask2 (0x205): 0x0000000ff8000800
MTRRphysBase3 (0x206): 0x0000000000000000
MTRRphysMask3 (0x207): 0x0000000000000000
MTRRphysBase4 (0x208): 0x0000000000000000
MTRRphysMask4 (0x209): 0x0000000000000000
MTRRphysBase5 (0x20a): 0x0000000000000000
MTRRphysMask5 (0x20b): 0x0000000000000000
MTRRphysBase6 (0x20c): 0x0000000000000000
MTRRphysMask6 (0x20d): 0x0000000000000000
MTRRphysBase7 (0x20e): 0x0000000000000000
MTRRphysMask7 (0x20f): 0x0000000000000000
MTRRfix64K_00000 (0x250): 0x0606060606060606
MTRRfix16K_80000 (0x258): 0x0606060606060606
MTRRfix16K_A0000 (0x259): 0x0000000000000000
MTRRfix4K_C8000 (0x269): 0x0000000000000000
MTRRfix4K_D0000 0x26a: 0x0000000000000000
MTRRfix4K_D8000 0x26b: 0x0000000000000000
MTRRfix4K_E0000 0x26c: 0x0000000000000000
MTRRfix4K_E8000 0x26d: 0x0000000000000000
MTRRfix4K_F0000 0x26e: 0x0000000000000000
MTRRfix4K_F8000 0x26f: 0x0000000000000000
MTRRdefType (0x2ff): 0x0000000000000c00
1.3Ghz processor (estimate).
[-- Attachment #4: Type: text/plain, Size: 143 bytes --]
_______________________________________________
Cpufreq mailing list
Cpufreq@www.linux.org.uk
http://www.linux.org.uk/mailman/listinfo/cpufreq
^ permalink raw reply [flat|nested] 9+ messages in thread
end of thread, other threads:[~2004-08-22 7:12 UTC | newest]
Thread overview: 9+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2004-08-16 23:13 Manual PST settings for "unrecognized CPUs" GoatZilla
2004-08-17 6:26 ` Harald Milz
2004-08-17 8:08 ` Bruno Ducrot
2004-08-19 0:05 ` Harald Milz
2004-08-17 18:30 ` GoatZilla
2004-08-19 0:16 ` Harald Milz
2004-08-22 7:12 ` GoatZilla
-- strict thread matches above, loose matches on Subject: below --
2004-08-17 18:38 Davin Carter
2004-08-19 0:19 ` Harald Milz
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.