From: Michael Ellerman <patch-notifications@ellerman.id.au>
To: "Alastair D'Silva" <alastair@au1.ibm.com>, alastair@d-silva.org
Cc: David Hildenbrand <david@redhat.com>,
Greg Kroah-Hartman <gregkh@linuxfoundation.org>,
linux-kernel@vger.kernel.org, Nicholas Piggin <npiggin@gmail.com>,
Paul Mackerras <paulus@samba.org>,
stable@vger.kernel.org, Qian Cai <cai@lca.pw>,
Thomas Gleixner <tglx@linutronix.de>,
linuxppc-dev@lists.ozlabs.org,
Andrew Morton <akpm@linux-foundation.org>,
Allison Randal <allison@lohutok.net>
Subject: Re: [PATCH v5 1/6] powerpc: Allow flush_icache_range to work across ranges >4GB
Date: Thu, 14 Nov 2019 20:08:20 +1100 (AEDT) [thread overview]
Message-ID: <47DFyD3Dj2z9sSc@ozlabs.org> (raw)
In-Reply-To: <20191104023305.9581-2-alastair@au1.ibm.com>
On Mon, 2019-11-04 at 02:32:53 UTC, "Alastair D'Silva" wrote:
> From: Alastair D'Silva <alastair@d-silva.org>
>
> When calling flush_icache_range with a size >4GB, we were masking
> off the upper 32 bits, so we would incorrectly flush a range smaller
> than intended.
>
> This patch replaces the 32 bit shifts with 64 bit ones, so that
> the full size is accounted for.
>
> Signed-off-by: Alastair D'Silva <alastair@d-silva.org>
> Cc: stable@vger.kernel.org
Series applied to powerpc next, thanks.
https://git.kernel.org/powerpc/c/29430fae82073d39b1b881a3cd507416a56a363f
cheers
WARNING: multiple messages have this Message-ID (diff)
From: Michael Ellerman <patch-notifications@ellerman.id.au>
To: "Alastair D'Silva" <alastair@au1.ibm.com>, alastair@d-silva.org
Cc: Greg Kroah-Hartman <gregkh@linuxfoundation.org>,
David Hildenbrand <david@redhat.com>,
linux-kernel@vger.kernel.org, stable@vger.kernel.org,
Paul Mackerras <paulus@samba.org>,
Nicholas Piggin <npiggin@gmail.com>, Qian Cai <cai@lca.pw>,
Thomas Gleixner <tglx@linutronix.de>,
linuxppc-dev@lists.ozlabs.org,
Andrew Morton <akpm@linux-foundation.org>,
Allison Randal <allison@lohutok.net>
Subject: Re: [PATCH v5 1/6] powerpc: Allow flush_icache_range to work across ranges >4GB
Date: Thu, 14 Nov 2019 20:08:20 +1100 (AEDT) [thread overview]
Message-ID: <47DFyD3Dj2z9sSc@ozlabs.org> (raw)
In-Reply-To: <20191104023305.9581-2-alastair@au1.ibm.com>
On Mon, 2019-11-04 at 02:32:53 UTC, "Alastair D'Silva" wrote:
> From: Alastair D'Silva <alastair@d-silva.org>
>
> When calling flush_icache_range with a size >4GB, we were masking
> off the upper 32 bits, so we would incorrectly flush a range smaller
> than intended.
>
> This patch replaces the 32 bit shifts with 64 bit ones, so that
> the full size is accounted for.
>
> Signed-off-by: Alastair D'Silva <alastair@d-silva.org>
> Cc: stable@vger.kernel.org
Series applied to powerpc next, thanks.
https://git.kernel.org/powerpc/c/29430fae82073d39b1b881a3cd507416a56a363f
cheers
next prev parent reply other threads:[~2019-11-14 10:19 UTC|newest]
Thread overview: 28+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-11-04 2:32 [PATCH v5 0/6] powerpc: convert cache asm to C Alastair D'Silva
2019-11-04 2:32 ` Alastair D'Silva
2019-11-04 2:32 ` [PATCH v5 1/6] powerpc: Allow flush_icache_range to work across ranges >4GB Alastair D'Silva
2019-11-04 2:32 ` Alastair D'Silva
2019-11-04 19:43 ` Segher Boessenkool
2019-11-04 19:43 ` Segher Boessenkool
2019-11-05 6:04 ` Christophe Leroy
2019-11-05 6:04 ` Christophe Leroy
2019-11-06 17:49 ` Segher Boessenkool
2019-11-14 9:08 ` Michael Ellerman [this message]
2019-11-14 9:08 ` Michael Ellerman
2019-11-04 2:32 ` [PATCH v5 2/6] powerpc: Allow 64bit VDSO __kernel_sync_dicache " Alastair D'Silva
2019-11-04 2:32 ` Alastair D'Silva
2019-11-04 2:32 ` [PATCH v5 3/6] powerpc: define helpers to get L1 icache sizes Alastair D'Silva
2019-11-04 2:32 ` Alastair D'Silva
2019-11-04 2:32 ` [PATCH v5 4/6] powerpc: Convert flush_icache_range & friends to C Alastair D'Silva
2019-11-04 2:32 ` Alastair D'Silva
2019-11-04 4:54 ` kbuild test robot
2019-11-04 4:54 ` kbuild test robot
2019-11-04 4:54 ` kbuild test robot
2019-11-12 10:49 ` Michael Ellerman
2019-11-12 10:49 ` Michael Ellerman
2019-11-04 2:32 ` [PATCH v5 5/6] powerpc: Chunk calls to flush_dcache_range in arch_*_memory Alastair D'Silva
2019-11-04 2:32 ` Alastair D'Silva
2019-11-07 11:54 ` Michael Ellerman
2019-11-07 11:54 ` Michael Ellerman
2019-11-04 2:32 ` [PATCH v5 6/6] powerpc: Don't flush caches when adding memory Alastair D'Silva
2019-11-04 2:32 ` Alastair D'Silva
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=47DFyD3Dj2z9sSc@ozlabs.org \
--to=patch-notifications@ellerman.id.au \
--cc=akpm@linux-foundation.org \
--cc=alastair@au1.ibm.com \
--cc=alastair@d-silva.org \
--cc=allison@lohutok.net \
--cc=cai@lca.pw \
--cc=david@redhat.com \
--cc=gregkh@linuxfoundation.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linuxppc-dev@lists.ozlabs.org \
--cc=npiggin@gmail.com \
--cc=paulus@samba.org \
--cc=stable@vger.kernel.org \
--cc=tglx@linutronix.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.