From: "Philippe Mathieu-Daudé" <philmd@oss.qualcomm.com>
To: "Jamin Lin" <jamin_lin@aspeedtech.com>,
"Cédric Le Goater" <clg@kaod.org>,
"Peter Maydell" <peter.maydell@linaro.org>,
"Steven Lee" <steven_lee@aspeedtech.com>,
"Troy Lee" <leetroy@gmail.com>,
"Kane Chen" <kane_chen@aspeedtech.com>,
"Andrew Jeffery" <andrew@codeconstruct.com.au>,
"Joel Stanley" <joel@jms.id.au>,
"open list:ASPEED BMCs" <qemu-arm@nongnu.org>,
"open list:All patches CC here" <qemu-devel@nongnu.org>
Cc: Troy Lee <troy_lee@aspeedtech.com>
Subject: Re: [PATCH v1 4/5] hw/arm/aspeed_ast27x0: Add unimplemented Privilege Controller MMIO regions for SSP/TSP
Date: Fri, 3 Jul 2026 11:25:09 +0200 [thread overview]
Message-ID: <492afb3a-328d-4354-a620-10e1aa0a2ec9@oss.qualcomm.com> (raw)
In-Reply-To: <20260703064506.937904-5-jamin_lin@aspeedtech.com>
On 3/7/26 08:45, Jamin Lin wrote:
> The AST2700 SSP/TSP firmware accesses Privilege Controller MMIO regions that
> are not yet implemented in QEMU.
>
> This change adds unimplemented MMIO devices for the Privilege Controller
> blocks and maps them to their corresponding physical addresses in the SSP/TSP
> address space. These stub devices allow QEMU to safely handle firmware
> accesses and prevent spurious exceptions, while accurately reflecting
> the hardware memory map.
>
> No functional changes.
>
> Signed-off-by: Jamin Lin <jamin_lin@aspeedtech.com>
> ---
> include/hw/arm/aspeed_coprocessor.h | 1 +
> include/hw/arm/aspeed_soc.h | 2 ++
> hw/arm/aspeed_ast27x0-ssp.c | 13 +++++++++++++
> hw/arm/aspeed_ast27x0-tsp.c | 13 +++++++++++++
> 4 files changed, 29 insertions(+)
> diff --git a/hw/arm/aspeed_ast27x0-ssp.c b/hw/arm/aspeed_ast27x0-ssp.c
> index b3c4eb1915..1b68e4eb5f 100644
> --- a/hw/arm/aspeed_ast27x0-ssp.c
> +++ b/hw/arm/aspeed_ast27x0-ssp.c
> @@ -22,10 +22,13 @@ static const hwaddr aspeed_soc_ast27x0ssp_memmap[] = {
> [ASPEED_DEV_SDRAM] = 0x00000000,
> [ASPEED_DEV_SRAM0] = 0x70000000,
> [ASPEED_DEV_INTC] = 0x72100000,
> + [ASPEED_DEV_PRIC0] = 0x72140000,
> [ASPEED_DEV_SCU] = 0x72C02000,
> [ASPEED_DEV_TIMER1] = 0x72C10000,
> [ASPEED_DEV_UART4] = 0x72C1A000,
> [ASPEED_DEV_IPC0] = 0x72C1C000,
> + [ASPEED_DEV_FMC] = 0x74000000,
> + [ASPEED_DEV_PRIC1] = 0x74100000,
> [ASPEED_DEV_SCUIO] = 0x74C02000,
> [ASPEED_DEV_INTCIO] = 0x74C18000,
> [ASPEED_DEV_UART0] = 0x74C33000,
> diff --git a/hw/arm/aspeed_ast27x0-tsp.c b/hw/arm/aspeed_ast27x0-tsp.c
> index 6098d1aae3..59dcccd511 100644
> --- a/hw/arm/aspeed_ast27x0-tsp.c
> +++ b/hw/arm/aspeed_ast27x0-tsp.c
> @@ -22,10 +22,13 @@ static const hwaddr aspeed_soc_ast27x0tsp_memmap[] = {
> [ASPEED_DEV_SDRAM] = 0x00000000,
> [ASPEED_DEV_SRAM0] = 0x70000000,
> [ASPEED_DEV_INTC] = 0x72100000,
> + [ASPEED_DEV_PRIC0] = 0x72140000,
> [ASPEED_DEV_SCU] = 0x72C02000,
> [ASPEED_DEV_TIMER1] = 0x72C10000,
> [ASPEED_DEV_UART4] = 0x72C1A000,
> [ASPEED_DEV_IPC0] = 0x72C1C000,
> + [ASPEED_DEV_FMC] = 0x74000000,
> + [ASPEED_DEV_PRIC1] = 0x74100000,
> [ASPEED_DEV_SCUIO] = 0x74C02000,
> [ASPEED_DEV_INTCIO] = 0x74C18000,
> [ASPEED_DEV_UART0] = 0x74C33000,
It would be clearer to set ASPEED_DEV_FMC in a distinct patch,
otherwise:
Reviewed-by: Philippe Mathieu-Daudé <philmd@oss.qualcomm.com>
next prev parent reply other threads:[~2026-07-03 9:25 UTC|newest]
Thread overview: 10+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-07-03 6:45 [PATCH v1 0/5] Split miscellaneous changes from AST2700 FC series Jamin Lin
2026-07-03 6:45 ` [PATCH v1 1/5] hw/arm/aspeed_ast27x0-fc: Fix hardware strap settings Jamin Lin
2026-07-03 6:45 ` [PATCH v1 2/5] hw/misc/aspeed_scu: Drop noisy unhandled read logs for AST2700 SCU/SCUIO Jamin Lin
2026-07-03 6:45 ` [PATCH v1 3/5] hw/misc/aspeed_scu: Add AST2700 SCUIO RNG control and data registers Jamin Lin
2026-07-03 6:45 ` [PATCH v1 4/5] hw/arm/aspeed_ast27x0: Add unimplemented Privilege Controller MMIO regions for SSP/TSP Jamin Lin
2026-07-03 9:25 ` Philippe Mathieu-Daudé [this message]
2026-07-03 9:36 ` Jamin Lin
2026-07-03 6:45 ` [PATCH v1 5/5] hw/arm/aspeed_ast27x0: Add unimplemented OTP controller " Jamin Lin
2026-07-03 9:23 ` Philippe Mathieu-Daudé
2026-07-05 10:39 ` [PATCH v1 0/5] Split miscellaneous changes from AST2700 FC series Cédric Le Goater
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=492afb3a-328d-4354-a620-10e1aa0a2ec9@oss.qualcomm.com \
--to=philmd@oss.qualcomm.com \
--cc=andrew@codeconstruct.com.au \
--cc=clg@kaod.org \
--cc=jamin_lin@aspeedtech.com \
--cc=joel@jms.id.au \
--cc=kane_chen@aspeedtech.com \
--cc=leetroy@gmail.com \
--cc=peter.maydell@linaro.org \
--cc=qemu-arm@nongnu.org \
--cc=qemu-devel@nongnu.org \
--cc=steven_lee@aspeedtech.com \
--cc=troy_lee@aspeedtech.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.