* Enabling and Disabling Interrupts
@ 2009-04-08 4:15 Chris Rhodin
0 siblings, 0 replies; only message in thread
From: Chris Rhodin @ 2009-04-08 4:15 UTC (permalink / raw)
To: linux-mips
On cpus without the ei/di instructions, the macros local_irq_enable and
local_irq_disable use a read-modify-write of the status register to
change the IE bit. Doesn't this leave a window where an interrupting
context can change the status registers interrupt mask bits and have
that change reversed when the interrupted context resumes? Or possibly
this is covered by a policy I haven't figured out yet?
Thanks,
Chris Rhodin
^ permalink raw reply [flat|nested] only message in thread
only message in thread, other threads:[~2009-04-08 8:37 UTC | newest]
Thread overview: (only message) (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2009-04-08 4:15 Enabling and Disabling Interrupts Chris Rhodin
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.