* [U-Boot] [PATCH 1/2] MX53: Define chip select 1 address
@ 2011-05-14 13:27 Fabio Estevam
2011-05-14 13:27 ` [U-Boot] [PATCH 2/2] MX53: Add initial support for MX53ARD board Fabio Estevam
0 siblings, 1 reply; 5+ messages in thread
From: Fabio Estevam @ 2011-05-14 13:27 UTC (permalink / raw)
To: u-boot
Signed-off-by: Fabio Estevam <fabio.estevam@freescale.com>
---
arch/arm/include/asm/arch-mx5/imx-regs.h | 1 +
1 files changed, 1 insertions(+), 0 deletions(-)
diff --git a/arch/arm/include/asm/arch-mx5/imx-regs.h b/arch/arm/include/asm/arch-mx5/imx-regs.h
index a1849f8..92d76fb 100644
--- a/arch/arm/include/asm/arch-mx5/imx-regs.h
+++ b/arch/arm/include/asm/arch-mx5/imx-regs.h
@@ -41,6 +41,7 @@
#define CSD1_BASE_ADDR 0xB0000000
#define NFC_BASE_ADDR_AXI 0xF7FF0000
#define IRAM_BASE_ADDR 0xF8000000
+#define CS1_BASE_ADDR 0xF4000000
#else
#error "CPU_TYPE not defined"
#endif
--
1.6.0.4
^ permalink raw reply related [flat|nested] 5+ messages in thread
* [U-Boot] [PATCH 2/2] MX53: Add initial support for MX53ARD board
2011-05-14 13:27 [U-Boot] [PATCH 1/2] MX53: Define chip select 1 address Fabio Estevam
@ 2011-05-14 13:27 ` Fabio Estevam
2011-05-15 9:35 ` stefano babic
2011-05-16 5:40 ` Jason Liu
0 siblings, 2 replies; 5+ messages in thread
From: Fabio Estevam @ 2011-05-14 13:27 UTC (permalink / raw)
To: u-boot
Signed-off-by: Fabio Estevam <fabio.estevam@freescale.com>
---
Stefano, this patch applies on your u-boot-imx tree with my previous MX53SMD patch applied.
MAINTAINERS | 1 +
board/freescale/mx53ard/Makefile | 48 ++++++
board/freescale/mx53ard/imximage.cfg | 96 +++++++++++
board/freescale/mx53ard/mx53ard.c | 309 ++++++++++++++++++++++++++++++++++
boards.cfg | 1 +
include/configs/mx53ard.h | 191 +++++++++++++++++++++
6 files changed, 646 insertions(+), 0 deletions(-)
create mode 100644 board/freescale/mx53ard/Makefile
create mode 100644 board/freescale/mx53ard/imximage.cfg
create mode 100644 board/freescale/mx53ard/mx53ard.c
create mode 100644 include/configs/mx53ard.h
diff --git a/MAINTAINERS b/MAINTAINERS
index d99896d..1c3af41 100644
--- a/MAINTAINERS
+++ b/MAINTAINERS
@@ -638,6 +638,7 @@ Kristoffer Ericson <kristoffer.ericson@gmail.com>
Fabio Estevam <fabio.estevam@freescale.com>
mx31pdk i.MX31
+ mx53ard i.MX53
mx53smd i.MX53
Peter Figuli <peposh@etc.sk>
diff --git a/board/freescale/mx53ard/Makefile b/board/freescale/mx53ard/Makefile
new file mode 100644
index 0000000..c48ece8
--- /dev/null
+++ b/board/freescale/mx53ard/Makefile
@@ -0,0 +1,48 @@
+#
+# Copyright (C) 2007, Guennadi Liakhovetski <lg@denx.de>
+#
+# (C) Copyright 2011 Freescale Semiconductor, Inc.
+#
+# This program is free software; you can redistribute it and/or
+# modify it under the terms of the GNU General Public License as
+# published by the Free Software Foundation; either version 2 of
+# the License, or (at your option) any later version.
+#
+# This program is distributed in the hope that it will be useful,
+# but WITHOUT ANY WARRANTY; without even the implied warranty of
+# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+# GNU General Public License for more details.
+#
+# You should have received a copy of the GNU General Public License
+# along with this program; if not, write to the Free Software
+# Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+# MA 02111-1307 USA
+#
+
+include $(TOPDIR)/config.mk
+
+LIB = $(obj)lib$(BOARD).o
+
+COBJS := mx53ard.o
+
+SRCS := $(SOBJS:.o=.S) $(COBJS:.o=.c)
+OBJS := $(addprefix $(obj),$(COBJS))
+SOBJS := $(addprefix $(obj),$(SOBJS))
+
+$(LIB): $(obj).depend $(OBJS) $(SOBJS)
+ $(call cmd_link_o_target, $(OBJS) $(SOBJS))
+
+clean:
+ rm -f $(SOBJS) $(OBJS)
+
+distclean: clean
+ rm -f $(LIB) core *.bak .depend
+
+#########################################################################
+
+# defines $(obj).depend target
+include $(SRCTREE)/rules.mk
+
+sinclude $(obj).depend
+
+#########################################################################
diff --git a/board/freescale/mx53ard/imximage.cfg b/board/freescale/mx53ard/imximage.cfg
new file mode 100644
index 0000000..0f298ab
--- /dev/null
+++ b/board/freescale/mx53ard/imximage.cfg
@@ -0,0 +1,96 @@
+#
+# (C) Copyright 2009
+# Stefano Babic DENX Software Engineering sbabic at denx.de.
+#
+# See file CREDITS for list of people who contributed to this
+# project.
+#
+# This program is free software; you can redistribute it and/or
+# modify it under the terms of the GNU General Public License as
+# published by the Free Software Foundation; either version 2 of
+# the License or (at your option) any later version.
+#
+# This program is distributed in the hope that it will be useful,
+# but WITHOUT ANY WARRANTY; without even the implied warranty of
+# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+# GNU General Public License for more details.
+#
+# You should have received a copy of the GNU General Public License
+# along with this program; if not write to the Free Software
+# Foundation Inc. 51 Franklin Street Fifth Floor Boston,
+# MA 02110-1301 USA
+#
+# Refer docs/README.imxmage for more details about how-to configure
+# and create imximage boot image
+#
+# The syntax is taken as close as possible with the kwbimage
+
+# image version
+
+IMAGE_VERSION 2
+
+# Boot Device : one of
+# spi, sd (the board has no nand neither onenand)
+
+BOOT_FROM sd
+
+# Device Configuration Data (DCD)
+#
+# Each entry must have the format:
+# Addr-type Address Value
+#
+# where:
+# Addr-type register length (1,2 or 4 bytes)
+# Address absolute address of the register
+# value value to be stored in the register
+DATA 4 0x53fa8554 0x00300000
+DATA 4 0x53fa8558 0x00300040
+DATA 4 0x53fa8560 0x00300000
+DATA 4 0x53fa8564 0x00300040
+DATA 4 0x53fa8568 0x00300040
+DATA 4 0x53fa8570 0x00300000
+DATA 4 0x53fa8574 0x00300000
+DATA 4 0x53fa8578 0x00300000
+DATA 4 0x53fa857c 0x00300040
+DATA 4 0x53fa8580 0x00300040
+DATA 4 0x53fa8584 0x00300000
+DATA 4 0x53fa8588 0x00300000
+DATA 4 0x53fa8590 0x00300040
+DATA 4 0x53fa8594 0x00300000
+DATA 4 0x53fa86f0 0x00300000
+DATA 4 0x53fa86f4 0x00000000
+DATA 4 0x53fa86fc 0x00000000
+DATA 4 0x53fa8714 0x00000000
+DATA 4 0x53fa8718 0x00300000
+DATA 4 0x53fa871c 0x00300000
+DATA 4 0x53fa8720 0x00300000
+DATA 4 0x53fa8724 0x04000000
+DATA 4 0x53fa8728 0x00300000
+DATA 4 0x53fa872c 0x00300000
+DATA 4 0x63fd9088 0x35343535
+DATA 4 0x63fd9090 0x4d444c44
+DATA 4 0x63fd907c 0x01370138
+DATA 4 0x63fd9080 0x013b013c
+DATA 4 0x63fd9018 0x00011740
+DATA 4 0x63fd9000 0xc3190000
+DATA 4 0x63fd900c 0x9f5152e3
+DATA 4 0x63fd9010 0xb68e8a63
+DATA 4 0x63fd9014 0x01ff00db
+DATA 4 0x63fd902c 0x000026d2
+DATA 4 0x63fd9030 0x009f0e21
+DATA 4 0x63fd9008 0x12273030
+DATA 4 0x63fd9004 0x0002002d
+DATA 4 0x63fd901c 0x00008032
+DATA 4 0x63fd901c 0x00008033
+DATA 4 0x63fd901c 0x00028031
+DATA 4 0x63fd901c 0x092080b0
+DATA 4 0x63fd901c 0x04008040
+DATA 4 0x63fd901c 0x0000803a
+DATA 4 0x63fd901c 0x0000803b
+DATA 4 0x63fd901c 0x00028039
+DATA 4 0x63fd901c 0x09208138
+DATA 4 0x63fd901c 0x04008048
+DATA 4 0x63fd9020 0x00001800
+DATA 4 0x63fd9040 0x04b80003
+DATA 4 0x63fd9058 0x00022227
+DATA 4 0x63fd901C 0x00000000
diff --git a/board/freescale/mx53ard/mx53ard.c b/board/freescale/mx53ard/mx53ard.c
new file mode 100644
index 0000000..47b7d72
--- /dev/null
+++ b/board/freescale/mx53ard/mx53ard.c
@@ -0,0 +1,309 @@
+/*
+ * (C) Copyright 2011 Freescale Semiconductor, Inc.
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ */
+
+#include <common.h>
+#include <asm/io.h>
+#include <asm/arch/imx-regs.h>
+#include <asm/arch/mx5x_pins.h>
+#include <asm/arch/sys_proto.h>
+#include <asm/arch/crm_regs.h>
+#include <asm/arch/iomux.h>
+#include <asm/errno.h>
+#include <netdev.h>
+#include <mmc.h>
+#include <fsl_esdhc.h>
+#include <mxc_gpio.h>
+
+DECLARE_GLOBAL_DATA_PTR;
+
+u32 get_board_rev(void)
+{
+ return get_cpu_rev();
+}
+
+int dram_init(void)
+{
+ /* dram_init must store complete ramsize in gd->ram_size */
+ gd->ram_size = get_ram_size((volatile void *)CONFIG_SYS_SDRAM_BASE,
+ PHYS_SDRAM_1_SIZE);
+ return 0;
+}
+
+static void setup_iomux_uart(void)
+{
+ /* UART1 RXD */
+ mxc_request_iomux(MX53_PIN_ATA_DMACK, IOMUX_CONFIG_ALT3);
+ mxc_iomux_set_pad(MX53_PIN_ATA_DMACK,
+ PAD_CTL_HYS_ENABLE | PAD_CTL_DRV_HIGH |
+ PAD_CTL_PUE_PULL | PAD_CTL_PKE_ENABLE |
+ PAD_CTL_HYS_ENABLE | PAD_CTL_100K_PU |
+ PAD_CTL_ODE_OPENDRAIN_ENABLE);
+ mxc_iomux_set_input(MX53_UART1_IPP_UART_RXD_MUX_SELECT_INPUT, 0x3);
+
+ /* UART1 TXD */
+ mxc_request_iomux(MX53_PIN_ATA_DIOW, IOMUX_CONFIG_ALT3);
+ mxc_iomux_set_pad(MX53_PIN_ATA_DIOW,
+ PAD_CTL_HYS_ENABLE | PAD_CTL_DRV_HIGH |
+ PAD_CTL_PUE_PULL | PAD_CTL_PKE_ENABLE |
+ PAD_CTL_HYS_ENABLE | PAD_CTL_100K_PU |
+ PAD_CTL_ODE_OPENDRAIN_ENABLE);
+}
+
+#ifdef CONFIG_FSL_ESDHC
+struct fsl_esdhc_cfg esdhc_cfg[1] = {
+ {MMC_SDHC1_BASE_ADDR, 1},
+};
+
+int board_mmc_getcd(u8 *cd, struct mmc *mmc)
+{
+ *cd = mxc_gpio_get(1); /*GPIO1*/
+
+ return 0;
+}
+
+int board_mmc_init(bd_t *bis)
+{
+ u32 index;
+ s32 status = 0;
+
+ for (index = 0; index < CONFIG_SYS_FSL_ESDHC_NUM; index++) {
+ switch (index) {
+ case 0:
+ mxc_request_iomux(MX53_PIN_SD1_CMD, IOMUX_CONFIG_ALT0);
+ mxc_request_iomux(MX53_PIN_SD1_CLK, IOMUX_CONFIG_ALT0);
+ mxc_request_iomux(MX53_PIN_SD1_DATA0,
+ IOMUX_CONFIG_ALT0);
+ mxc_request_iomux(MX53_PIN_SD1_DATA1,
+ IOMUX_CONFIG_ALT0);
+ mxc_request_iomux(MX53_PIN_SD1_DATA2,
+ IOMUX_CONFIG_ALT0);
+ mxc_request_iomux(MX53_PIN_SD1_DATA3,
+ IOMUX_CONFIG_ALT0);
+ mxc_request_iomux(MX53_PIN_EIM_DA13,
+ IOMUX_CONFIG_ALT1);
+
+ mxc_iomux_set_pad(MX53_PIN_SD1_CMD,
+ PAD_CTL_HYS_ENABLE | PAD_CTL_DRV_HIGH |
+ PAD_CTL_PUE_PULL | PAD_CTL_PKE_ENABLE |
+ PAD_CTL_HYS_ENABLE | PAD_CTL_100K_PU);
+ mxc_iomux_set_pad(MX53_PIN_SD1_CLK,
+ PAD_CTL_PUE_PULL | PAD_CTL_PKE_ENABLE |
+ PAD_CTL_HYS_ENABLE | PAD_CTL_47K_PU |
+ PAD_CTL_DRV_HIGH);
+ mxc_iomux_set_pad(MX53_PIN_SD1_DATA0,
+ PAD_CTL_HYS_ENABLE | PAD_CTL_DRV_HIGH |
+ PAD_CTL_PUE_PULL | PAD_CTL_PKE_ENABLE |
+ PAD_CTL_HYS_ENABLE | PAD_CTL_47K_PU);
+ mxc_iomux_set_pad(MX53_PIN_SD1_DATA1,
+ PAD_CTL_HYS_ENABLE | PAD_CTL_DRV_HIGH |
+ PAD_CTL_PUE_PULL | PAD_CTL_PKE_ENABLE |
+ PAD_CTL_HYS_ENABLE | PAD_CTL_47K_PU);
+ mxc_iomux_set_pad(MX53_PIN_SD1_DATA2,
+ PAD_CTL_HYS_ENABLE | PAD_CTL_DRV_HIGH |
+ PAD_CTL_PUE_PULL | PAD_CTL_PKE_ENABLE |
+ PAD_CTL_HYS_ENABLE | PAD_CTL_47K_PU);
+ mxc_iomux_set_pad(MX53_PIN_SD1_DATA3,
+ PAD_CTL_HYS_ENABLE | PAD_CTL_DRV_HIGH |
+ PAD_CTL_PUE_PULL | PAD_CTL_PKE_ENABLE |
+ PAD_CTL_HYS_ENABLE | PAD_CTL_47K_PU);
+ break;
+
+ default:
+ printf("Warning: you configured more ESDHC controller"
+ "(%d) as supported by the board(1)\n",
+ CONFIG_SYS_FSL_ESDHC_NUM);
+ return status;
+ }
+ status |= fsl_esdhc_initialize(bis, &esdhc_cfg[index]);
+ }
+
+ return status;
+}
+#endif
+
+void weim_smc911x_iomux()
+{
+ unsigned int reg;
+
+ /* ETHERNET_INT_B as GPIO2_31 */
+ mxc_request_iomux(MX53_PIN_EIM_EB3,
+ IOMUX_CONFIG_ALT1);
+ reg = readl(GPIO2_BASE_ADDR + 0x4);
+ reg &= ~(0x80000000);
+ writel(reg, GPIO2_BASE_ADDR + 0x4);
+
+ /* Data bus */
+ mxc_request_iomux(MX53_PIN_EIM_D16,
+ IOMUX_CONFIG_ALT0);
+ mxc_iomux_set_pad(MX53_PIN_EIM_D16, 0xA4);
+
+ mxc_request_iomux(MX53_PIN_EIM_D17,
+ IOMUX_CONFIG_ALT0);
+ mxc_iomux_set_pad(MX53_PIN_EIM_D17, 0xA4);
+
+ mxc_request_iomux(MX53_PIN_EIM_D18,
+ IOMUX_CONFIG_ALT0);
+ mxc_iomux_set_pad(MX53_PIN_EIM_D18, 0xA4);
+
+ mxc_request_iomux(MX53_PIN_EIM_D19,
+ IOMUX_CONFIG_ALT0);
+ mxc_iomux_set_pad(MX53_PIN_EIM_D19, 0xA4);
+
+ mxc_request_iomux(MX53_PIN_EIM_D20,
+ IOMUX_CONFIG_ALT0);
+ mxc_iomux_set_pad(MX53_PIN_EIM_D20, 0xA4);
+
+ mxc_request_iomux(MX53_PIN_EIM_D21,
+ IOMUX_CONFIG_ALT0);
+ mxc_iomux_set_pad(MX53_PIN_EIM_D21, 0xA4);
+
+ mxc_request_iomux(MX53_PIN_EIM_D22,
+ IOMUX_CONFIG_ALT0);
+ mxc_iomux_set_pad(MX53_PIN_EIM_D22, 0xA4);
+
+ mxc_request_iomux(MX53_PIN_EIM_D23,
+ IOMUX_CONFIG_ALT0);
+ mxc_iomux_set_pad(MX53_PIN_EIM_D23, 0xA4);
+
+ mxc_request_iomux(MX53_PIN_EIM_D24,
+ IOMUX_CONFIG_ALT0);
+ mxc_iomux_set_pad(MX53_PIN_EIM_D24, 0xA4);
+
+ mxc_request_iomux(MX53_PIN_EIM_D25,
+ IOMUX_CONFIG_ALT0);
+ mxc_iomux_set_pad(MX53_PIN_EIM_D25, 0xA4);
+
+ mxc_request_iomux(MX53_PIN_EIM_D26,
+ IOMUX_CONFIG_ALT0);
+ mxc_iomux_set_pad(MX53_PIN_EIM_D26, 0xA4);
+
+ mxc_request_iomux(MX53_PIN_EIM_D27,
+ IOMUX_CONFIG_ALT0);
+ mxc_iomux_set_pad(MX53_PIN_EIM_D27, 0xA4);
+
+ mxc_request_iomux(MX53_PIN_EIM_D28,
+ IOMUX_CONFIG_ALT0);
+ mxc_iomux_set_pad(MX53_PIN_EIM_D28, 0xA4);
+
+ mxc_request_iomux(MX53_PIN_EIM_D29,
+ IOMUX_CONFIG_ALT0);
+ mxc_iomux_set_pad(MX53_PIN_EIM_D29, 0xA4);
+
+ mxc_request_iomux(MX53_PIN_EIM_D30,
+ IOMUX_CONFIG_ALT0);
+ mxc_iomux_set_pad(MX53_PIN_EIM_D30, 0xA4);
+
+ mxc_request_iomux(MX53_PIN_EIM_D31,
+ IOMUX_CONFIG_ALT0);
+ mxc_iomux_set_pad(MX53_PIN_EIM_D31, 0xA4);
+
+ /* Address lines */
+ mxc_request_iomux(MX53_PIN_EIM_DA0,
+ IOMUX_CONFIG_ALT0);
+ mxc_iomux_set_pad(MX53_PIN_EIM_DA0, 0xA4);
+
+ mxc_request_iomux(MX53_PIN_EIM_DA1,
+ IOMUX_CONFIG_ALT0);
+ mxc_iomux_set_pad(MX53_PIN_EIM_DA1, 0xA4);
+
+ mxc_request_iomux(MX53_PIN_EIM_DA2,
+ IOMUX_CONFIG_ALT0);
+ mxc_iomux_set_pad(MX53_PIN_EIM_DA2, 0xA4);
+
+ mxc_request_iomux(MX53_PIN_EIM_DA3,
+ IOMUX_CONFIG_ALT0);
+ mxc_iomux_set_pad(MX53_PIN_EIM_DA3, 0xA4);
+
+ mxc_request_iomux(MX53_PIN_EIM_DA4,
+ IOMUX_CONFIG_ALT0);
+ mxc_iomux_set_pad(MX53_PIN_EIM_DA4, 0xA4);
+
+ mxc_request_iomux(MX53_PIN_EIM_DA5,
+ IOMUX_CONFIG_ALT0);
+ mxc_iomux_set_pad(MX53_PIN_EIM_DA5, 0xA4);
+
+ mxc_request_iomux(MX53_PIN_EIM_DA6,
+ IOMUX_CONFIG_ALT0);
+ mxc_iomux_set_pad(MX53_PIN_EIM_DA6, 0xA4);
+
+ /* other EIM signals for ethernet */
+ mxc_request_iomux(MX53_PIN_EIM_OE,
+ IOMUX_CONFIG_ALT0);
+ mxc_request_iomux(MX53_PIN_EIM_RW,
+ IOMUX_CONFIG_ALT0);
+ mxc_request_iomux(MX53_PIN_EIM_CS1,
+ IOMUX_CONFIG_ALT0);
+}
+
+void weim_cs1_settings()
+{
+ unsigned int reg;
+
+ writel(0x20001, (WEIM_BASE_ADDR + 0x18));
+ writel(0x0, (WEIM_BASE_ADDR + 0x1C));
+ writel(0x16000202, (WEIM_BASE_ADDR + 0x20));
+ writel(0x00000002, (WEIM_BASE_ADDR + 0x24));
+ writel(0x16002082, (WEIM_BASE_ADDR + 0x28));
+ writel(0x00000000, (WEIM_BASE_ADDR + 0x2C));
+ writel(0x00000000, (WEIM_BASE_ADDR + 0x90));
+
+ /* specify 64 MB on CS1 and CS0 */
+ reg = readl(IOMUXC_BASE_ADDR + 0x4);
+ reg &= ~0x3F;
+ reg |= 0x1B;
+ writel(reg, (IOMUXC_BASE_ADDR + 0x4));
+}
+
+int board_early_init_f(void)
+{
+ setup_iomux_uart();
+ return 0;
+}
+
+int board_init(void)
+{
+ gd->bd->bi_arch_number = MACH_TYPE_MX53_SMD;
+ /* address of boot parameters */
+ gd->bd->bi_boot_params = PHYS_SDRAM_1 + 0x100;
+
+ return 0;
+}
+
+int board_eth_init(bd_t *bis)
+{
+ int rc = 0;
+
+ weim_smc911x_iomux();
+ weim_cs1_settings();
+
+#ifdef CONFIG_SMC911X
+ rc = smc911x_initialize(0, CONFIG_SMC911X_BASE);
+#endif
+ return rc;
+}
+
+int checkboard(void)
+{
+ puts("Board: MX53ARD\n");
+
+ return 0;
+}
diff --git a/boards.cfg b/boards.cfg
index dc3acb0..3175640 100644
--- a/boards.cfg
+++ b/boards.cfg
@@ -123,6 +123,7 @@ dkb arm arm926ejs - Marvell pantheon
ca9x4_ct_vxp arm armv7 vexpress armltd
efikamx arm armv7 efikamx - mx5
mx51evk arm armv7 mx51evk freescale mx5 mx51evk:IMX_CONFIG=board/freescale/mx51evk/imximage.cfg
+mx53ard arm armv7 mx53ard freescale mx5 mx53ard:IMX_CONFIG=board/freescale/mx53ard/imximage.cfg
mx53evk arm armv7 mx53evk freescale mx5 mx53evk:IMX_CONFIG=board/freescale/mx53evk/imximage.cfg
mx53smd arm armv7 mx53smd freescale mx5 mx53smd:IMX_CONFIG=board/freescale/mx53smd/imximage.cfg
vision2 arm armv7 vision2 ttcontrol mx5
diff --git a/include/configs/mx53ard.h b/include/configs/mx53ard.h
new file mode 100644
index 0000000..52b471f
--- /dev/null
+++ b/include/configs/mx53ard.h
@@ -0,0 +1,191 @@
+/*
+ * Copyright (C) 2011 Freescale Semiconductor, Inc.
+ *
+ * Configuration settings for the MX53ARD Freescale board.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ */
+
+#ifndef __CONFIG_H
+#define __CONFIG_H
+
+#define CONFIG_MX53
+
+#define CONFIG_SYS_MX5_HCLK 24000000
+#define CONFIG_SYS_MX5_CLK32 32768
+#define CONFIG_DISPLAY_CPUINFO
+#define CONFIG_DISPLAY_BOARDINFO
+
+#define CONFIG_L2_OFF
+
+#include <asm/arch/imx-regs.h>
+
+#define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
+#define CONFIG_REVISION_TAG
+#define CONFIG_SETUP_MEMORY_TAGS
+#define CONFIG_INITRD_TAG
+
+/* Size of malloc() pool */
+#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 2 * 1024 * 1024)
+
+#define CONFIG_BOARD_EARLY_INIT_F
+#define CONFIG_MXC_GPIO
+
+#define CONFIG_MXC_UART
+#define CONFIG_SYS_MX53_UART1
+
+/* I2C Configs */
+#define CONFIG_CMD_I2C
+#define CONFIG_HARD_I2C
+#define CONFIG_I2C_MXC
+#define CONFIG_SYS_I2C_MX53_PORT2
+#define CONFIG_SYS_I2C_SPEED 100000
+#define CONFIG_SYS_I2C_SLAVE 0xfe
+
+/* MMC Configs */
+#define CONFIG_FSL_ESDHC
+#define CONFIG_SYS_FSL_ESDHC_ADDR 0
+#define CONFIG_SYS_FSL_ESDHC_NUM 1
+
+#define CONFIG_MMC
+#define CONFIG_CMD_MMC
+#define CONFIG_GENERIC_MMC
+#define CONFIG_CMD_FAT
+#define CONFIG_DOS_PARTITION
+
+/* Eth Configs */
+#define CONFIG_HAS_ETH1
+#define CONFIG_NET_MULTI
+#define CONFIG_MII
+#define CONFIG_MII_GASKET
+#define CONFIG_DISCOVER_PHY
+
+#define CONFIG_CMD_PING
+#define CONFIG_CMD_DHCP
+#define CONFIG_CMD_MII
+#define CONFIG_CMD_NET
+
+/* allow to overwrite serial and ethaddr */
+#define CONFIG_ENV_OVERWRITE
+#define CONFIG_CONS_INDEX 1
+#define CONFIG_BAUDRATE 115200
+#define CONFIG_SYS_BAUDRATE_TABLE {9600, 19200, 38400, 57600, 115200}
+
+/* Command definition */
+#include <config_cmd_default.h>
+
+#undef CONFIG_CMD_IMLS
+
+#define CONFIG_BOOTDELAY 3
+
+#define CONFIG_PRIME "smc911x"
+
+/*Support LAN9217*/
+#define CONFIG_SMC911X
+#define CONFIG_SMC911X_16_BIT
+#define CONFIG_SMC911X_BASE CS1_BASE_ADDR
+
+#define CONFIG_LOADADDR 0x70800000 /* loadaddr env var */
+#define CONFIG_SYS_TEXT_BASE 0x77800000
+
+#define CONFIG_EXTRA_ENV_SETTINGS \
+ "script=boot.scr\0" \
+ "uimage=uImage\0" \
+ "mmcdev=0\0" \
+ "mmcpart=2\0" \
+ "mmcroot=/dev/mmcblk0p3 rw\0" \
+ "mmcrootfstype=ext3 rootwait\0" \
+ "mmcargs=setenv bootargs console=ttymxc0,${baudrate} " \
+ "root=${mmcroot} " \
+ "rootfstype=${mmcrootfstype}\0" \
+ "loadbootscript=" \
+ "fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \
+ "bootscript=echo Running bootscript from mmc ...; " \
+ "source\0" \
+ "loaduimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${uimage}\0" \
+ "mmcboot=echo Booting from mmc ...; " \
+ "run mmcargs; " \
+ "bootm\0" \
+ "netargs=setenv bootargs console=ttymxc0,${baudrate} " \
+ "root=/dev/nfs " \
+ "ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \
+ "netboot=echo Booting from net ...; " \
+ "run netargs; " \
+ "dhcp ${uimage}; bootm\0" \
+
+#define CONFIG_BOOTCOMMAND \
+ "if mmc rescan ${mmcdev}; then " \
+ "if run loadbootscript; then " \
+ "run bootscript; " \
+ "else " \
+ "if run loaduimage; then " \
+ "run mmcboot; " \
+ "else run netboot; " \
+ "fi; " \
+ "fi; " \
+ "else run netboot; fi"
+#define CONFIG_ARP_TIMEOUT 200UL
+
+/* Miscellaneous configurable options */
+#define CONFIG_SYS_LONGHELP /* undef to save memory */
+#define CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */
+#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
+#define CONFIG_SYS_PROMPT "MX53ARD U-Boot > "
+#define CONFIG_AUTO_COMPLETE
+#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
+
+/* Print Buffer Size */
+#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
+#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
+#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
+
+#define CONFIG_SYS_MEMTEST_START 0x70000000
+#define CONFIG_SYS_MEMTEST_END 0x10000
+
+#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
+
+#define CONFIG_SYS_HZ 1000
+#define CONFIG_CMDLINE_EDITING
+
+/* Stack sizes */
+#define CONFIG_STACKSIZE (128 * 1024) /* regular stack */
+
+/* Physical Memory Map */
+#define CONFIG_NR_DRAM_BANKS 1
+#define PHYS_SDRAM_1 CSD0_BASE_ADDR
+#define PHYS_SDRAM_1_SIZE (512 * 1024 * 1024)
+
+#define CONFIG_SYS_SDRAM_BASE (PHYS_SDRAM_1)
+#define CONFIG_SYS_INIT_RAM_ADDR (IRAM_BASE_ADDR)
+#define CONFIG_SYS_INIT_RAM_SIZE (IRAM_SIZE)
+
+#define CONFIG_SYS_INIT_SP_OFFSET \
+ (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
+#define CONFIG_SYS_INIT_SP_ADDR \
+ (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
+
+/* FLASH and environment organization */
+#define CONFIG_SYS_NO_FLASH
+
+#define CONFIG_ENV_OFFSET (6 * 64 * 1024)
+#define CONFIG_ENV_SIZE (8 * 1024)
+#define CONFIG_ENV_IS_IN_MMC
+#define CONFIG_SYS_MMC_ENV_DEV 0
+
+#define CONFIG_OF_LIBFDT
+#define CONFIG_SYS_BOOTMAPSZ 0x800000
+
+#endif /* __CONFIG_H */
--
1.6.0.4
^ permalink raw reply related [flat|nested] 5+ messages in thread
* [U-Boot] [PATCH 2/2] MX53: Add initial support for MX53ARD board
2011-05-14 13:27 ` [U-Boot] [PATCH 2/2] MX53: Add initial support for MX53ARD board Fabio Estevam
@ 2011-05-15 9:35 ` stefano babic
2011-05-15 9:51 ` Wolfgang Denk
2011-05-16 5:40 ` Jason Liu
1 sibling, 1 reply; 5+ messages in thread
From: stefano babic @ 2011-05-15 9:35 UTC (permalink / raw)
To: u-boot
Am 14/05/2011 15:27, schrieb Fabio Estevam:
Hi Fabio,
> ---
> Stefano, this patch applies on your u-boot-imx tree with my previous MX53SMD patch applied.
Ok
> +
> +void weim_smc911x_iomux()
> +{
> + unsigned int reg;
> +
> + /* ETHERNET_INT_B as GPIO2_31 */
> + mxc_request_iomux(MX53_PIN_EIM_EB3,
> + IOMUX_CONFIG_ALT1);
> + reg = readl(GPIO2_BASE_ADDR + 0x4);
> + reg &= ~(0x80000000);
> + writel(reg, GPIO2_BASE_ADDR + 0x4);
You have already included the mxc_gpio. You must use the mxc_gpio_*
function to access gpios.
> +
> +void weim_cs1_settings()
> +{
> + unsigned int reg;
> +
> + writel(0x20001, (WEIM_BASE_ADDR + 0x18));
> + writel(0x0, (WEIM_BASE_ADDR + 0x1C));
> + writel(0x16000202, (WEIM_BASE_ADDR + 0x20));
> + writel(0x00000002, (WEIM_BASE_ADDR + 0x24));
> + writel(0x16002082, (WEIM_BASE_ADDR + 0x28));
> + writel(0x00000000, (WEIM_BASE_ADDR + 0x2C));
> + writel(0x00000000, (WEIM_BASE_ADDR + 0x90));
Access to register with address + offset is not allowed. The right
structures are already defined in imx-regs.h. Use "struct weim" to
access to the weim registers.
> + /* specify 64 MB on CS1 and CS0 */
> + reg = readl(IOMUXC_BASE_ADDR + 0x4);
> + reg &= ~0x3F;
> + reg |= 0x1B;
> + writel(reg, (IOMUXC_BASE_ADDR + 0x4));
Even here you must use structures to access registers.
> +
> +#define CONFIG_OF_LIBFDT
> +#define CONFIG_SYS_BOOTMAPSZ 0x800000
CONFIG_SYS_BOOTMAPSZ is condidered obsolete and removed in a recent commit.
Best regards,
Stefano
--
=====================================================================
DENX Software Engineering GmbH, MD: Wolfgang Denk & Detlev Zundel
HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany
Phone: +49-8142-66989-0 Fax: +49-8142-66989-80 Email: office at denx.de
=====================================================================
^ permalink raw reply [flat|nested] 5+ messages in thread
* [U-Boot] [PATCH 2/2] MX53: Add initial support for MX53ARD board
2011-05-15 9:35 ` stefano babic
@ 2011-05-15 9:51 ` Wolfgang Denk
0 siblings, 0 replies; 5+ messages in thread
From: Wolfgang Denk @ 2011-05-15 9:51 UTC (permalink / raw)
To: u-boot
Dear Stefano,
In message <4DCF9E79.9020703@denx.de> you wrote:
>
> > + /* ETHERNET_INT_B as GPIO2_31 */
> > + mxc_request_iomux(MX53_PIN_EIM_EB3,
> > + IOMUX_CONFIG_ALT1);
> > + reg = readl(GPIO2_BASE_ADDR + 0x4);
> > + reg &= ~(0x80000000);
> > + writel(reg, GPIO2_BASE_ADDR + 0x4);
>
> You have already included the mxc_gpio. You must use the mxc_gpio_*
> function to access gpios.
When requestiong changes like here, could you _please_ also update the
patch status in patchwork to "Changes Requested" ?
Thanks.
[Please _all_ custodians do that!]
Best regards,
Wolfgang Denk
--
DENX Software Engineering GmbH, MD: Wolfgang Denk & Detlev Zundel
HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany
Phone: (+49)-8142-66989-10 Fax: (+49)-8142-66989-80 Email: wd at denx.de
Q: How do you spell "onomatopoeia"?
A: The way it sounds.
^ permalink raw reply [flat|nested] 5+ messages in thread
* [U-Boot] [PATCH 2/2] MX53: Add initial support for MX53ARD board
2011-05-14 13:27 ` [U-Boot] [PATCH 2/2] MX53: Add initial support for MX53ARD board Fabio Estevam
2011-05-15 9:35 ` stefano babic
@ 2011-05-16 5:40 ` Jason Liu
1 sibling, 0 replies; 5+ messages in thread
From: Jason Liu @ 2011-05-16 5:40 UTC (permalink / raw)
To: u-boot
Hi, Fabio,
[...]
> +static void setup_iomux_uart(void)
> +{
> + ? ? ? /* UART1 RXD */
> + ? ? ? mxc_request_iomux(MX53_PIN_ATA_DMACK, IOMUX_CONFIG_ALT3);
> + ? ? ? mxc_iomux_set_pad(MX53_PIN_ATA_DMACK,
> + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? PAD_CTL_HYS_ENABLE | PAD_CTL_DRV_HIGH |
> + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? PAD_CTL_PUE_PULL | PAD_CTL_PKE_ENABLE |
> + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? PAD_CTL_HYS_ENABLE | PAD_CTL_100K_PU |
> + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? PAD_CTL_ODE_OPENDRAIN_ENABLE);
> + ? ? ? mxc_iomux_set_input(MX53_UART1_IPP_UART_RXD_MUX_SELECT_INPUT, 0x3);
> +
> + ? ? ? /* UART1 TXD */
> + ? ? ? mxc_request_iomux(MX53_PIN_ATA_DIOW, IOMUX_CONFIG_ALT3);
> + ? ? ? mxc_iomux_set_pad(MX53_PIN_ATA_DIOW,
> + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? PAD_CTL_HYS_ENABLE | PAD_CTL_DRV_HIGH |
> + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? PAD_CTL_PUE_PULL | PAD_CTL_PKE_ENABLE |
> + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? PAD_CTL_HYS_ENABLE | PAD_CTL_100K_PU |
> + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? PAD_CTL_ODE_OPENDRAIN_ENABLE);
> +}
> +
> +#ifdef CONFIG_FSL_ESDHC
> +struct fsl_esdhc_cfg esdhc_cfg[1] = {
> + ? ? ? {MMC_SDHC1_BASE_ADDR, 1},
> +};
Why only support one mmc slot?
> +
> +int board_mmc_getcd(u8 *cd, struct mmc *mmc)
> +{
> + ? ? ? *cd = mxc_gpio_get(1); /*GPIO1*/
> +
> + ? ? ? return 0;
> +}
Dito, here /*GPIO1*/ should be /*GPIO0_1*/ ?
> +
> +int board_mmc_init(bd_t *bis)
> +{
> + ? ? ? u32 index;
> + ? ? ? s32 status = 0;
> +
> + ? ? ? for (index = 0; index < CONFIG_SYS_FSL_ESDHC_NUM; index++) {
> + ? ? ? ? ? ? ? switch (index) {
> + ? ? ? ? ? ? ? case 0:
> + ? ? ? ? ? ? ? ? ? ? ? mxc_request_iomux(MX53_PIN_SD1_CMD, IOMUX_CONFIG_ALT0);
> + ? ? ? ? ? ? ? ? ? ? ? mxc_request_iomux(MX53_PIN_SD1_CLK, IOMUX_CONFIG_ALT0);
> + ? ? ? ? ? ? ? ? ? ? ? mxc_request_iomux(MX53_PIN_SD1_DATA0,
> + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? IOMUX_CONFIG_ALT0);
> + ? ? ? ? ? ? ? ? ? ? ? mxc_request_iomux(MX53_PIN_SD1_DATA1,
> + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? IOMUX_CONFIG_ALT0);
> + ? ? ? ? ? ? ? ? ? ? ? mxc_request_iomux(MX53_PIN_SD1_DATA2,
> + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? IOMUX_CONFIG_ALT0);
> + ? ? ? ? ? ? ? ? ? ? ? mxc_request_iomux(MX53_PIN_SD1_DATA3,
> + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? IOMUX_CONFIG_ALT0);
> + ? ? ? ? ? ? ? ? ? ? ? mxc_request_iomux(MX53_PIN_EIM_DA13,
> + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? IOMUX_CONFIG_ALT1);
> +
> + ? ? ? ? ? ? ? ? ? ? ? mxc_iomux_set_pad(MX53_PIN_SD1_CMD,
> + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? PAD_CTL_HYS_ENABLE | PAD_CTL_DRV_HIGH |
> + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? PAD_CTL_PUE_PULL | PAD_CTL_PKE_ENABLE |
> + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? PAD_CTL_HYS_ENABLE | PAD_CTL_100K_PU);
> + ? ? ? ? ? ? ? ? ? ? ? mxc_iomux_set_pad(MX53_PIN_SD1_CLK,
> + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? PAD_CTL_PUE_PULL | PAD_CTL_PKE_ENABLE |
> + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? PAD_CTL_HYS_ENABLE | PAD_CTL_47K_PU |
> + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? PAD_CTL_DRV_HIGH);
> + ? ? ? ? ? ? ? ? ? ? ? mxc_iomux_set_pad(MX53_PIN_SD1_DATA0,
> + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? PAD_CTL_HYS_ENABLE | PAD_CTL_DRV_HIGH |
> + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? PAD_CTL_PUE_PULL | PAD_CTL_PKE_ENABLE |
> + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? PAD_CTL_HYS_ENABLE | PAD_CTL_47K_PU);
> + ? ? ? ? ? ? ? ? ? ? ? mxc_iomux_set_pad(MX53_PIN_SD1_DATA1,
> + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? PAD_CTL_HYS_ENABLE | PAD_CTL_DRV_HIGH |
> + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? PAD_CTL_PUE_PULL | PAD_CTL_PKE_ENABLE |
> + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? PAD_CTL_HYS_ENABLE | PAD_CTL_47K_PU);
> + ? ? ? ? ? ? ? ? ? ? ? mxc_iomux_set_pad(MX53_PIN_SD1_DATA2,
> + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? PAD_CTL_HYS_ENABLE | PAD_CTL_DRV_HIGH |
> + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? PAD_CTL_PUE_PULL | PAD_CTL_PKE_ENABLE |
> + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? PAD_CTL_HYS_ENABLE | PAD_CTL_47K_PU);
> + ? ? ? ? ? ? ? ? ? ? ? mxc_iomux_set_pad(MX53_PIN_SD1_DATA3,
> + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? PAD_CTL_HYS_ENABLE | PAD_CTL_DRV_HIGH |
> + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? PAD_CTL_PUE_PULL | PAD_CTL_PKE_ENABLE |
> + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? PAD_CTL_HYS_ENABLE | PAD_CTL_47K_PU);
> + ? ? ? ? ? ? ? ? ? ? ? break;
> +
> + ? ? ? ? ? ? ? default:
> + ? ? ? ? ? ? ? ? ? ? ? printf("Warning: you configured more ESDHC controller"
> + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? "(%d) as supported by the board(1)\n",
> + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? CONFIG_SYS_FSL_ESDHC_NUM);
> + ? ? ? ? ? ? ? ? ? ? ? return status;
Here is wrong, the board can support up to 2 esdhc controller.
> + ? ? ? ? ? ? ? }
> + ? ? ? ? ? ? ? status |= fsl_esdhc_initialize(bis, &esdhc_cfg[index]);
> + ? ? ? }
> +
> + ? ? ? return status;
> +}
> +#endif
> +
[..]
> +void weim_cs1_settings()
> +{
> + ? ? ? unsigned int reg;
> +
> + ? ? ? writel(0x20001, (WEIM_BASE_ADDR + 0x18));
> + ? ? ? writel(0x0, (WEIM_BASE_ADDR + 0x1C));
> + ? ? ? writel(0x16000202, (WEIM_BASE_ADDR + 0x20));
> + ? ? ? writel(0x00000002, (WEIM_BASE_ADDR + 0x24));
> + ? ? ? writel(0x16002082, (WEIM_BASE_ADDR + 0x28));
> + ? ? ? writel(0x00000000, (WEIM_BASE_ADDR + 0x2C));
> + ? ? ? writel(0x00000000, (WEIM_BASE_ADDR + 0x90));
Can we use struct access here?
> +
> + ? ? ? /* specify 64 MB on CS1 and CS0 */
> + ? ? ? reg = readl(IOMUXC_BASE_ADDR + 0x4);
> + ? ? ? reg &= ~0x3F;
> + ? ? ? reg |= 0x1B;
> + ? ? ? writel(reg, (IOMUXC_BASE_ADDR + 0x4));
> +}
No need () for OMUXC_BASE_ADDR + 0x4 here ?
> +
> +int board_early_init_f(void)
> +{
> + ? ? ? setup_iomux_uart();
> + ? ? ? return 0;
> +}
> +
> +int board_init(void)
> +{
> + ? ? ? gd->bd->bi_arch_number = MACH_TYPE_MX53_SMD;
Wrong!, This is ARD board support, not SMD, right?
> + ? ? ? /* address of boot parameters */
> + ? ? ? gd->bd->bi_boot_params = PHYS_SDRAM_1 + 0x100;
> +
> + ? ? ? return 0;
> +}
> +
> +int board_eth_init(bd_t *bis)
> +{
> + ? ? ? int rc = 0;
> +
> + ? ? ? weim_smc911x_iomux();
> + ? ? ? weim_cs1_settings();
> +
> +#ifdef CONFIG_SMC911X
> + ? ? ? rc = smc911x_initialize(0, CONFIG_SMC911X_BASE);
> +#endif
> + ? ? ? return rc;
> +}
> +
> +int checkboard(void)
> +{
> + ? ? ? puts("Board: MX53ARD\n");
> +
> + ? ? ? return 0;
> +}
[...]
> +/* Print Buffer Size */
> +#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
> +#define CONFIG_SYS_MAXARGS ? ? 16 ? ? ?/* max number of command args */
> +#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
> +
> +#define CONFIG_SYS_MEMTEST_START ? ? ? 0x70000000
> +#define CONFIG_SYS_MEMTEST_END ? ? ? ? 0x10000
Wrong!, the end address should not smaller than start!
> +
> +#define CONFIG_SYS_LOAD_ADDR ? ? ? ? ? CONFIG_LOADADDR
> +
> +#define CONFIG_SYS_HZ ? ? ? ? ?1000
> +#define CONFIG_CMDLINE_EDITING
> +
> +/* Stack sizes */
> +#define CONFIG_STACKSIZE ? ? ? (128 * 1024) ? ?/* regular stack */
> +
> +/* Physical Memory Map */
> +#define CONFIG_NR_DRAM_BANKS ? 1
> +#define PHYS_SDRAM_1 ? ? ? ? ? CSD0_BASE_ADDR
> +#define PHYS_SDRAM_1_SIZE ? ? ?(512 * 1024 * 1024)
Wrong!!, does ARD only have 512M memory? ARD should have 1G memroy.
> +
> +#define CONFIG_SYS_SDRAM_BASE ? ? ? ? ?(PHYS_SDRAM_1)
> +#define CONFIG_SYS_INIT_RAM_ADDR ? ? ? (IRAM_BASE_ADDR)
> +#define CONFIG_SYS_INIT_RAM_SIZE ? ? ? (IRAM_SIZE)
> +
> +#define CONFIG_SYS_INIT_SP_OFFSET \
> + ? ? ? (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
> +#define CONFIG_SYS_INIT_SP_ADDR \
> + ? ? ? (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
> +
> +/* FLASH and environment organization */
> +#define CONFIG_SYS_NO_FLASH
> +
> +#define CONFIG_ENV_OFFSET ? ? ?(6 * 64 * 1024)
> +#define CONFIG_ENV_SIZE ? ? ? ?(8 * 1024)
> +#define CONFIG_ENV_IS_IN_MMC
> +#define CONFIG_SYS_MMC_ENV_DEV 0
> +
> +#define CONFIG_OF_LIBFDT
> +#define CONFIG_SYS_BOOTMAPSZ ? 0x800000
> +
> +#endif ? ? ? ? ? ? ? ? ? ? ? ? /* __CONFIG_H */
> --
> 1.6.0.4
>
>
> _______________________________________________
> U-Boot mailing list
> U-Boot at lists.denx.de
> http://lists.denx.de/mailman/listinfo/u-boot
>
^ permalink raw reply [flat|nested] 5+ messages in thread
end of thread, other threads:[~2011-05-16 5:40 UTC | newest]
Thread overview: 5+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2011-05-14 13:27 [U-Boot] [PATCH 1/2] MX53: Define chip select 1 address Fabio Estevam
2011-05-14 13:27 ` [U-Boot] [PATCH 2/2] MX53: Add initial support for MX53ARD board Fabio Estevam
2011-05-15 9:35 ` stefano babic
2011-05-15 9:51 ` Wolfgang Denk
2011-05-16 5:40 ` Jason Liu
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.