All of lore.kernel.org
 help / color / mirror / Atom feed
From: Mark Langsdorf <mark.langsdorf@calxeda.com>
To: Peter Maydell <peter.maydell@linaro.org>
Cc: "i.mitsyanko@gmail.com" <i.mitsyanko@gmail.com>,
	"edgar.iglesias@gmail.com" <edgar.iglesias@gmail.com>,
	"qemu-devel@nongnu.org" <qemu-devel@nongnu.org>,
	Rob Herring <rob.herring@calxeda.com>,
	"afaerber@suse.de" <afaerber@suse.de>
Subject: Re: [Qemu-devel] [PATCH v11 5/6] arm: SoC model for Calxeda Highbank
Date: Thu, 19 Jan 2012 13:25:55 -0600	[thread overview]
Message-ID: <4F186E43.80700@calxeda.com> (raw)
In-Reply-To: <CAFEAcA_0V7fttOYdZW+fch7J27KnUpmSB3PNEyZGGdewKyE8vg@mail.gmail.com>

On 01/19/2012 01:15 PM, Peter Maydell wrote:
> On 19 January 2012 15:43, Mark Langsdorf <mark.langsdorf@calxeda.com> wrote:
>> +    highbank_binfo.board_id = -1; /* provided by deviceTree */
> 
> This doesn't work, because arm_boot.c does:
>         bootloader[1] |= info->board_id & 0xff;
>         bootloader[2] |= (info->board_id >> 8) & 0xff;
> 
> and so when you try to boot the kernel it does this:
> 
> ===begin===
> cam-vm-266:maverick:qemu-jeos$
> ~/linaro/qemu-from-laptop/qemu/arm-softmmu/qemu-system-arm -kernel
> build-arm/linux/arch/arm/boot/zImage -initrd build-arm/initramfs.img
> -M highbank -serial stdio
> 
> Error: unrecognized/unsupported machine ID (r1 = 0x0000ffff).
> 
> Available machine support:
> 
> ID (hex)        NAME
> ffffffff        Highbank
> 
> Please check your kernel config and/or bootloader.
> ===endit===

Works for me, but it requires a kernel build with the device tree
dtb appended to it.

===begin===
mlangsdorf@mjl-dell:~/work/qemu$
./mainline_qemu/arm-softmmu/qemu-system-arm -nographic -M highbank
-kernel linux-2.6/kernel_with_dtb.img -drive
id=disk,if=ide,file=sataDisk -device ide-drive,drive=disk,bus=ide.0
-append "root=/dev/sda2 console=ttyAMA0,38400 debug earlyprintk" -m 4089
-smp 3
[    0.000000] Booting Linux on physical CPU 0
[    0.000000] Initializing cgroup subsys cpuset
[    0.000000] Initializing cgroup subsys cpu
[    0.000000] Linux version 3.2.0+ (mlangsdorf@mjl-dell) (gcc version
4.6.1 (Ubuntu/Linaro 4.6.1-9ubuntu3) ) #72 SMP Wed Jan 18 15:10:31 CST 2012
[    0.000000] CPU: ARMv7 Processor [410fc090] revision 0 (ARMv7),
cr=10c5387d
[    0.000000] CPU: PIPT / VIPT nonaliasing data cache, VIPT aliasing
instruction cache
[    0.000000] Machine: Highbank, model: Calxeda Highbank
[    0.000000] Memory policy: ECC disabled, Data cache writealloc
[    0.000000] On node 0 totalpages: 1046784
===endit===

--Mark Langsdorf
Calxeda, Inc.

  reply	other threads:[~2012-01-19 19:25 UTC|newest]

Thread overview: 147+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2012-01-05 20:02 [Qemu-devel] [PATCH 0/5] arm: add support for Calxeda Highbank SoC Mark Langsdorf
2012-01-05 20:02 ` [Qemu-devel] [PATCH v5 1/5] Add xgmac ethernet model Mark Langsdorf
2012-01-05 20:02 ` [Qemu-devel] [PATCH v5 2/5] arm: make the number of GIC interrupts configurable Mark Langsdorf
2012-01-06 15:37   ` Peter Maydell
2012-01-05 20:02 ` [Qemu-devel] [PATCH 3/5] ahci: add support for non-PCI based controllers Mark Langsdorf
2012-01-05 20:02 ` [Qemu-devel] [PATCH 4/5] arm: Add dummy support for co-processor 15's secure config register Mark Langsdorf
2012-01-05 20:02 ` [Qemu-devel] [PATCH 5/5] arm: SoC model for Calxeda Highbank Mark Langsdorf
2012-01-06 16:29   ` Peter Maydell
2012-01-06 16:58     ` Mark Langsdorf
2012-01-06 17:04       ` Peter Maydell
2012-01-06 17:34         ` Mark Langsdorf
2012-01-06 17:46           ` Peter Maydell
2012-01-06 21:16     ` Mark Langsdorf
2012-01-07  3:20       ` Peter Maydell
2012-01-06 18:09   ` Andreas Färber
2012-01-06 18:37   ` Igor Mitsyanko
2012-01-06 18:45     ` Peter Maydell
2012-01-06 19:10       ` Igor Mitsyanko
2012-01-06 20:11         ` Andreas Färber
2012-01-07  3:14           ` Peter Maydell
2012-01-07  4:18             ` Andreas Färber
2012-01-07  9:55           ` Igor Mitsyanko
2012-01-07  9:40             ` Andreas Färber
2012-01-06 18:48     ` Rob Herring
2012-01-09 16:59 ` [Qemu-devel] [PATCH v2 0/6] arm: add support for Calxeda Highbank SoC Mark Langsdorf
2012-01-09 16:59   ` [Qemu-devel] [PATCH v5 1/6] Add xgmac ethernet model Mark Langsdorf
2012-01-10 17:52     ` Edgar E. Iglesias
2012-01-09 16:59   ` [Qemu-devel] [PATCH v6 2/6] arm: make the number of GIC interrupts configurable Mark Langsdorf
2012-01-09 16:59   ` [Qemu-devel] [PATCH v4 3/6] ahci: add support for non-PCI based controllers Mark Langsdorf
2012-01-10 11:22     ` Andreas Färber
2012-01-09 16:59   ` [Qemu-devel] [PATCH 4/6] arm: Add dummy support for co-processor 15's secure config register Mark Langsdorf
2012-01-09 16:59   ` [Qemu-devel] [PATCH v2 5/6] arm: SoC model for Calxeda Highbank Mark Langsdorf
2012-01-09 16:59   ` [Qemu-devel] [PATCH 6/6] arm: Remove incorrect and misleading comment in arm_timer Mark Langsdorf
2012-01-10 12:45     ` Andreas Färber
2012-01-10 15:35       ` Peter Maydell
2012-01-10 18:00         ` Andreas Färber
2012-01-10 16:45 ` [Qemu-devel] [PATCH v3 0/5] arm: add support for Calxeda Highbank SoC Mark Langsdorf
2012-01-10 16:45   ` [Qemu-devel] [PATCH v5 1/6] Add xgmac ethernet model Mark Langsdorf
2012-01-10 17:34     ` Peter Maydell
2012-01-10 16:45   ` [Qemu-devel] [PATCH v6 2/6] arm: make the number of GIC interrupts configurable Mark Langsdorf
2012-01-10 17:47     ` Peter Maydell
2012-01-10 16:45   ` [Qemu-devel] [PATCH v5 3/6] ahci: add support for non-PCI based controllers Mark Langsdorf
2012-01-10 17:44     ` Andreas Färber
2012-01-10 16:45   ` [Qemu-devel] [PATCH 4/6] arm: Add dummy support for co-processor 15's secure config register Mark Langsdorf
2012-01-10 17:55     ` Peter Maydell
2012-01-10 16:45   ` [Qemu-devel] [PATCH v2 5/6] arm: SoC model for Calxeda Highbank Mark Langsdorf
2012-01-10 18:04     ` Peter Maydell
2012-01-10 16:45   ` [Qemu-devel] [PATCH v2 6/6] arm: Remove incorrect comment in arm_timer Mark Langsdorf
2012-01-10 17:52     ` Peter Maydell
2012-01-10 18:03     ` Andreas Färber
2012-01-10 18:18   ` [Qemu-devel] [PATCH v3 0/5] arm: add support for Calxeda Highbank SoC Peter Maydell
2012-01-10 20:33   ` [Qemu-devel] [PATCH v7 0/6] " Mark Langsdorf
2012-01-10 20:33     ` [Qemu-devel] [PATCH v7 1/6] Add xgmac ethernet model Mark Langsdorf
2012-01-10 20:33     ` [Qemu-devel] [PATCH v7 2/6] arm: make the number of GIC interrupts configurable Mark Langsdorf
2012-01-11  4:12       ` Andreas Färber
2012-01-11 10:56         ` Peter Maydell
2012-01-10 20:33     ` [Qemu-devel] [PATCH v7 3/6] ahci: add support for non-PCI based controllers Mark Langsdorf
2012-01-10 20:33     ` [Qemu-devel] [PATCH v7 4/6] arm: Add dummy support for co-processor 15's secure config register Mark Langsdorf
2012-01-10 20:33     ` [Qemu-devel] [PATCH v7 5/6] arm: SoC model for Calxeda Highbank Mark Langsdorf
2012-01-10 20:33     ` [Qemu-devel] [PATCH v7 6/6] arm: Remove incorrect comment in arm_timer Mark Langsdorf
2012-01-11 15:26   ` [Qemu-devel] [PATCH v8 0/6] arm: add support for Calxeda Highbank SoC Mark Langsdorf
2012-01-11 15:26     ` [Qemu-devel] [PATCH v8 1/6] Add xgmac ethernet model Mark Langsdorf
2012-01-11 15:50       ` Peter Maydell
2012-01-13 23:27       ` Peter Maydell
2012-01-11 15:26     ` [Qemu-devel] [PATCH v8 2/6] arm: make the number of GIC interrupts configurable Mark Langsdorf
2012-01-11 15:40       ` Andreas Färber
2012-01-11 15:54       ` Peter Maydell
2012-01-11 15:26     ` [Qemu-devel] [PATCH v8 3/6] ahci: add support for non-PCI based controllers Mark Langsdorf
2012-01-11 15:26     ` [Qemu-devel] [PATCH v8 4/6] arm: Add dummy support for co-processor 15's secure config register Mark Langsdorf
2012-01-11 15:26     ` [Qemu-devel] [PATCH v8 5/6] arm: SoC model for Calxeda Highbank Mark Langsdorf
2012-01-11 15:56       ` Peter Maydell
2012-01-11 15:26     ` [Qemu-devel] [PATCH v8 6/6] arm: Remove incorrect comment in arm_timer Mark Langsdorf
2012-01-11 16:31   ` [Qemu-devel] [PATCH v9 0/6] arm: add support for Calxeda Highbank SoC Mark Langsdorf
2012-01-11 16:31     ` [Qemu-devel] [PATCH v9 1/6] Add xgmac ethernet model Mark Langsdorf
2012-01-11 16:31     ` [Qemu-devel] [PATCH v9 2/6] arm: make the number of GIC interrupts configurable Mark Langsdorf
2012-01-11 22:47       ` Peter Maydell
2012-01-11 16:31     ` [Qemu-devel] [PATCH v9 3/6] ahci: add support for non-PCI based controllers Mark Langsdorf
2012-01-11 16:31     ` [Qemu-devel] [PATCH v9 4/6] arm: Add dummy support for co-processor 15's secure config register Mark Langsdorf
2012-01-11 16:31     ` [Qemu-devel] [PATCH v9 5/6] arm: SoC model for Calxeda Highbank Mark Langsdorf
2012-01-12 12:47       ` Mitsyanko Igor
2012-01-12 13:09         ` Andreas Färber
2012-01-12 13:42           ` Mitsyanko Igor
2012-01-12 13:46             ` Peter Maydell
2012-01-12 13:58       ` Mitsyanko Igor
2012-01-12 17:51       ` Peter Maydell
2012-01-11 16:31     ` [Qemu-devel] [PATCH v9 6/6] arm: Remove incorrect comment in arm_timer Mark Langsdorf
2012-01-11 22:41     ` [Qemu-devel] [PATCH v9 0/6] arm: add support for Calxeda Highbank SoC Peter Maydell
2012-01-13 12:14       ` Peter Maydell
2012-01-13 14:15         ` Andreas Färber
2012-01-13 14:18           ` Alexander Graf
2012-01-13 14:31             ` Andreas Färber
2012-01-13 14:35               ` Alexander Graf
2012-01-17 13:50   ` [Qemu-devel] [PATCH v10 0/5] arm: add support for Calxeda Highbank Mark Langsdorf
2012-01-17 13:50     ` [Qemu-devel] [PATCH v10 1/5] Add xgmac ethernet model Mark Langsdorf
2012-01-17 13:50     ` [Qemu-devel] [PATCH v10 2/5] arm: make the number of GIC interrupts configurable Mark Langsdorf
2012-01-17 13:50     ` [Qemu-devel] [PATCH v10 3/5] ahci: add support for non-PCI based controllers Mark Langsdorf
2012-01-17 13:50     ` [Qemu-devel] [PATCH v10 4/5] arm: SoC model for Calxeda Highbank Mark Langsdorf
2012-01-17 15:13       ` Peter Maydell
2012-01-18 14:35         ` Mark Langsdorf
2012-01-18 14:53           ` Peter Maydell
2012-01-18 15:04             ` Mark Langsdorf
2012-01-18 15:11               ` Peter Maydell
2012-01-18 15:50               ` [Qemu-devel] [PATCH][RFC] arm: add secondary cpu book callbacks to arm_boot.c Mark Langsdorf
2012-01-18 16:23                 ` Peter Maydell
2012-01-18 19:06             ` [Qemu-devel] [PATCH v10 4/5] arm: SoC model for Calxeda Highbank Mark Langsdorf
2012-01-18 19:26               ` Peter Maydell
2012-01-18 19:33                 ` Peter Maydell
2012-01-18 21:32                 ` Mark Langsdorf
2012-01-17 13:50     ` [Qemu-devel] [PATCH v10 5/5] arm: Remove incorrect comment in arm_timer Mark Langsdorf
2012-01-19 15:43   ` [Qemu-devel] [PATCH v11 0/5] arm: add support for Calxeda Highbank Mark Langsdorf
2012-01-19 15:43     ` [Qemu-devel] [PATCH v11 1/6] Add xgmac ethernet model Mark Langsdorf
2012-01-19 15:43     ` [Qemu-devel] [PATCH v11 2/6] arm: make the number of GIC interrupts configurable Mark Langsdorf
2012-01-19 15:43     ` [Qemu-devel] [PATCH v11 3/6] ahci: add support for non-PCI based controllers Mark Langsdorf
2012-01-19 15:43     ` [Qemu-devel] [PATCH v11 4/6] arm: add secondary cpu book callbacks to arm_boot.c Mark Langsdorf
2012-01-19 17:19       ` Peter Maydell
2012-01-19 15:43     ` [Qemu-devel] [PATCH v11 5/6] arm: SoC model for Calxeda Highbank Mark Langsdorf
2012-01-19 19:15       ` Peter Maydell
2012-01-19 19:25         ` Mark Langsdorf [this message]
2012-01-19 19:32           ` Peter Maydell
2012-01-19 19:35             ` Mark Langsdorf
2012-01-19 19:44               ` Peter Maydell
2012-01-19 19:58                 ` Mark Langsdorf
2012-01-19 19:59                   ` Peter Maydell
2012-01-19 20:48                     ` Mark Langsdorf
2012-01-19 20:00       ` Peter Maydell
2012-01-19 15:43     ` [Qemu-devel] [PATCH v11 6/6] arm: Remove incorrect comment in arm_timer Mark Langsdorf
2012-01-19 21:30   ` [Qemu-devel] [PATCH v12 0/5] arm: add support for Calxeda Highbank Mark Langsdorf
2012-01-19 21:30     ` [Qemu-devel] [PATCH v12 1/4] Add xgmac ethernet model Mark Langsdorf
2012-01-19 21:30     ` [Qemu-devel] [PATCH v12 2/4] ahci: add support for non-PCI based controllers Mark Langsdorf
2012-01-19 21:30     ` [Qemu-devel] [PATCH v12 3/4] arm: add secondary cpu boot callbacks to arm_boot.c Mark Langsdorf
2012-01-19 21:31     ` [Qemu-devel] [PATCH v12 4/4] arm: SoC model for Calxeda Highbank Mark Langsdorf
2012-01-19 21:44       ` Peter Maydell
2012-01-19 23:17         ` Rob Herring
2012-01-19 23:41           ` John Williams
2012-01-20  8:47           ` Peter Maydell
2012-01-20 13:48             ` Rob Herring
2012-01-20 13:57               ` Peter Maydell
2012-01-20 18:27                 ` Grant Likely
2012-01-21  2:39                   ` Peter Maydell
2012-01-23 16:32                     ` [Qemu-devel] Adding -dtb option to qemu Grant Likely
2012-01-20 16:25               ` [Qemu-devel] [PATCH v12 4/4] arm: SoC model for Calxeda Highbank Mark Langsdorf
2012-01-20 16:27                 ` Peter Maydell
2012-01-20 16:57                   ` Mark Langsdorf
2012-01-20 16:58                     ` Peter Maydell
2012-01-20 19:25                       ` Mark Langsdorf
2012-01-21  2:35                         ` Peter Maydell
2012-01-20 18:25               ` Grant Likely

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=4F186E43.80700@calxeda.com \
    --to=mark.langsdorf@calxeda.com \
    --cc=afaerber@suse.de \
    --cc=edgar.iglesias@gmail.com \
    --cc=i.mitsyanko@gmail.com \
    --cc=peter.maydell@linaro.org \
    --cc=qemu-devel@nongnu.org \
    --cc=rob.herring@calxeda.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.